ucb-bar / midasLinks
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆101Updated 5 years ago
Alternatives and similar repositories for midas
Users that are interested in midas are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- ☆84Updated last week
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Chisel components for FPGA projects☆124Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆82Updated 3 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆103Updated 2 years ago
- ☆87Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆211Updated 5 years ago
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Useful utilities for BAR projects☆31Updated last year
- Next generation CGRA generator☆111Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated this week
- ☆81Updated last year