ucb-bar / midas
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆100Updated 5 years ago
Alternatives and similar repositories for midas:
Users that are interested in midas are comparing it to the libraries listed below
- Chisel/Firrtl execution engine☆154Updated 7 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆173Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- Chisel components for FPGA projects☆122Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 11 months ago
- ☆83Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆102Updated 2 years ago
- Bluespec BSV HLHDL tutorial☆103Updated 9 years ago
- ☆86Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆83Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆151Updated last year
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- Next generation CGRA generator☆111Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆134Updated 6 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆224Updated 4 months ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- Main page☆126Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆79Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆250Updated last month
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago