ucb-bar / midasLinks
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆101Updated 6 years ago
Alternatives and similar repositories for midas
Users that are interested in midas are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆154Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last week
- Provides various testers for chisel users☆100Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 8 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆169Updated 5 years ago
- ☆87Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- ☆104Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆89Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- Main page☆129Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- Open-source FPGA research and prototyping framework.☆210Updated last year
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆171Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Useful utilities for BAR projects☆32Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Next generation CGRA generator☆118Updated this week