ucb-bar / midasLinks
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆101Updated 5 years ago
Alternatives and similar repositories for midas
Users that are interested in midas are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 2 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 5 years ago
- Chisel components for FPGA projects☆124Updated last year
- ☆103Updated 3 years ago
- ☆84Updated last month
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆83Updated last month
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- ☆88Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- OmniXtend cache coherence protocol☆82Updated last month
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Next generation CGRA generator☆112Updated this week
- Open-source FPGA research and prototyping framework.☆207Updated 11 months ago
- Main page☆126Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- high-performance RTL simulator☆168Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆160Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆227Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆170Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆105Updated 9 years ago