ucb-bar / midasLinks
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆101Updated 5 years ago
Alternatives and similar repositories for midas
Users that are interested in midas are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆153Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- Provides various testers for chisel users☆99Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- ☆104Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆86Updated 2 weeks ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- ☆86Updated 4 months ago
- Useful utilities for BAR projects☆32Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆217Updated 5 years ago
- Next generation CGRA generator☆115Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Main page☆128Updated 5 years ago
- ☆88Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago