ucb-bar / midas
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆99Updated 5 years ago
Alternatives and similar repositories for midas:
Users that are interested in midas are comparing it to the libraries listed below
- Chisel/Firrtl execution engine☆153Updated 7 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- ☆102Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 7 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- ☆85Updated 2 years ago
- Chisel components for FPGA projects☆121Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Next generation CGRA generator☆109Updated this week
- Lipsi: Probably the Smallest Processor in the World☆83Updated 11 months ago
- ☆82Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆79Updated 3 months ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆119Updated 9 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 2 weeks ago
- Open-source FPGA research and prototyping framework.☆203Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- high-performance RTL simulator☆153Updated 9 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago