ucb-bar / midasLinks
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆101Updated 5 years ago
Alternatives and similar repositories for midas
Users that are interested in midas are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆153Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- ☆103Updated 3 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- ☆85Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Chisel components for FPGA projects☆126Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- Useful utilities for BAR projects☆32Updated last year
- Main page☆126Updated 5 years ago
- Next generation CGRA generator☆113Updated 2 weeks ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago