ucb-bar / midasLinks
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆101Updated 5 years ago
Alternatives and similar repositories for midas
Users that are interested in midas are comparing it to the libraries listed below
Sorting:
- Chisel/Firrtl execution engine☆154Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 3 weeks ago
- ☆103Updated 3 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆161Updated 5 years ago
- ☆86Updated 2 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated last week
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Main page☆128Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 10 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- Chisel components for FPGA projects☆126Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆112Updated 3 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 2 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆173Updated 5 years ago