ucb-bar / midas
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆97Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for midas
- Chisel/Firrtl execution engine☆153Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- ☆131Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- Provides various testers for chisel users☆100Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆148Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- ☆101Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆95Updated 8 years ago
- Next generation CGRA generator☆106Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆225Updated 6 months ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- Chisel components for FPGA projects☆119Updated last year
- ☆75Updated 2 years ago
- ☆80Updated last month
- Lipsi: Probably the Smallest Processor in the World☆81Updated 7 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆127Updated last month
- A dynamic verification library for Chisel.☆142Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Common RTL blocks used in SiFive's projects☆179Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- high-performance RTL simulator☆140Updated 5 months ago