ucb-bar / midas
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
☆97Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for midas
- Chisel/Firrtl execution engine☆153Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- ☆131Updated 2 years ago
- Provides various testers for chisel users☆99Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Chisel components for FPGA projects☆119Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆46Updated last year
- ☆101Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- (System)Verilog to Chisel translator☆105Updated 2 years ago
- Next generation CGRA generator☆106Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆92Updated 8 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- ☆80Updated 3 weeks ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆96Updated 2 months ago
- Lipsi: Probably the Smallest Processor in the World☆81Updated 6 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆225Updated 6 months ago
- educational microarchitectures for risc-v isa☆65Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆127Updated last month
- An open source high level synthesis (HLS) tool built on top of LLVM☆117Updated 4 months ago
- Common RTL blocks used in SiFive's projects☆179Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆229Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- ☆84Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week