nhynes / chisel3-axi
Chisel3 AXI4-{Lite, Full, Stream} Definitions
☆14Updated 6 years ago
Alternatives and similar repositories for chisel3-axi:
Users that are interested in chisel3-axi are comparing it to the libraries listed below
- ☆32Updated last week
- The 'missing header' for Chisel☆18Updated last week
- ☆17Updated 3 years ago
- Chisel Cheatsheet☆33Updated last year
- Run Rocket Chip on VCU128☆30Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- ☆18Updated 2 weeks ago
- ☆19Updated 3 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- ☆13Updated 4 years ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- ☆21Updated 4 years ago
- ☆38Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆18Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- ☆20Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 5 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 2 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆18Updated 2 months ago
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago