nhynes / chisel3-axiLinks
Chisel3 AXI4-{Lite, Full, Stream} Definitions
☆15Updated 6 years ago
Alternatives and similar repositories for chisel3-axi
Users that are interested in chisel3-axi are comparing it to the libraries listed below
Sorting:
- A prototype GUI for chisel-development☆52Updated 5 years ago
- ☆40Updated last month
- The 'missing header' for Chisel☆20Updated 4 months ago
- ☆33Updated 4 months ago
- Simple MIDAS Examples☆12Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- ☆44Updated 6 months ago
- ☆17Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆77Updated 9 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆20Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆81Updated last year
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- chipyard in mill :P☆78Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 months ago
- ☆14Updated 4 years ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 6 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Chisel components for FPGA projects☆126Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆20Updated 6 months ago