Chisel3 AXI4-{Lite, Full, Stream} Definitions
☆15Dec 31, 2018Updated 7 years ago
Alternatives and similar repositories for chisel3-axi
Users that are interested in chisel3-axi are comparing it to the libraries listed below
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Aug 2, 2023Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- ☆17Apr 3, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆17Mar 17, 2022Updated 3 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆21Mar 18, 2022Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆52Jan 16, 2025Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆23Mar 4, 2025Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- PoC LoongArch - RISC-V emulator☆33Feb 17, 2026Updated 2 weeks ago
- ☆24Nov 14, 2023Updated 2 years ago