nhynes / chisel3-axi
Chisel3 AXI4-{Lite, Full, Stream} Definitions
☆14Updated 6 years ago
Alternatives and similar repositories for chisel3-axi:
Users that are interested in chisel3-axi are comparing it to the libraries listed below
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 3 years ago
- ☆32Updated 3 months ago
- ☆19Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 5 years ago
- ☆17Updated 2 years ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- Original test vector of RISC-V Vector Extension☆11Updated 3 years ago
- ☆18Updated 6 months ago
- The 'missing header' for Chisel☆18Updated 3 months ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆73Updated 9 years ago
- ☆13Updated 3 years ago
- ☆11Updated 3 years ago
- Chisel Cheatsheet☆32Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆26Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- A simple AXI4 DMA unit written in SpinalHDL.☆15Updated 4 years ago
- ☆37Updated 11 months ago
- ☆27Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆30Updated 2 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Run Rocket Chip on VCU128☆29Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆13Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆25Updated this week
- The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project☆19Updated last week