nhynes / chisel3-axiLinks
Chisel3 AXI4-{Lite, Full, Stream} Definitions
☆15Updated 6 years ago
Alternatives and similar repositories for chisel3-axi
Users that are interested in chisel3-axi are comparing it to the libraries listed below
Sorting:
- ☆33Updated 2 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The 'missing header' for Chisel☆20Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆29Updated last month
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- ☆41Updated 4 months ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 3 years ago
- ☆17Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆18Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- ☆19Updated 3 years ago
- ☆9Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- ☆61Updated last week
- ☆20Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- ☆30Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆12Updated 4 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- ☆39Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆19Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago