rsnikhil / goParseBSVView external linksLinks
A standalone parser for BSV (Bluespec SystemVerilog) written in Go
☆14Dec 20, 2016Updated 9 years ago
Alternatives and similar repositories for goParseBSV
Users that are interested in goParseBSV are comparing it to the libraries listed below
Sorting:
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 14, 2025Updated 10 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- ☆48Oct 26, 2015Updated 10 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Apr 13, 2021Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- 💠 HL7: FHIR Application Server ISO/HL7 27931:2009☆11Jul 8, 2025Updated 7 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 4 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- A Rust library for talking to J-Link USB devices☆42Jan 4, 2024Updated 2 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Nov 24, 2022Updated 3 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- This NodeJS app joins Zwift with fitness machines running iFit® over Wi-Fi/Bluetooth.☆10Jun 24, 2022Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Jan 10, 2026Updated last month
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- ☆10Oct 11, 2022Updated 3 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- A core language for rule-based hardware design 🦑☆171Dec 10, 2025Updated 2 months ago
- Groupoids vs 1-Types☆11Nov 8, 2018Updated 7 years ago
- Library for Classical Coq☆40Jan 20, 2026Updated 3 weeks ago
- This is a translation of source code from SICP into SML/NJ.☆13Jun 2, 2010Updated 15 years ago