A standalone parser for BSV (Bluespec SystemVerilog) written in Go
☆14Dec 20, 2016Updated 9 years ago
Alternatives and similar repositories for goParseBSV
Users that are interested in goParseBSV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆20Sep 26, 2024Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12May 20, 2021Updated 5 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- Consistency checker for memory subsystem traces☆22Oct 10, 2016Updated 10 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆80Nov 24, 2022Updated 3 years ago
- Library for Classical Coq☆42Jan 20, 2026Updated 9 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Multi-Platform Architecture for Sequence Aligner (MASA) is a flexible software framework that simplifies the creation of DNA sequence ali…☆12Oct 22, 2021Updated 5 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- Translator from GHC Core to Isabelle/HOLCF☆16May 2, 2012Updated 14 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆13Updated this week
- Connectal is a framework for software-driven hardware development.☆181Oct 16, 2023Updated 3 years ago
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- ☆18Oct 27, 2026Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- ☆48Oct 26, 2015Updated 11 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- Advanced Integrated Circuits 2026☆17Oct 9, 2026Updated 3 weeks ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 11 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Mar 14, 2019Updated 7 years ago