rsnikhil / goParseBSV
A standalone parser for BSV (Bluespec SystemVerilog) written in Go
☆12Updated 8 years ago
Alternatives and similar repositories for goParseBSV:
Users that are interested in goParseBSV are comparing it to the libraries listed below
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- ☆11Updated 3 years ago
- A coverage library for Chisel designs☆11Updated 4 years ago
- Fluid Pipelines☆11Updated 6 years ago
- Useful utilities for BAR projects☆30Updated last year
- A Bluespec SystemVerilog library of miscellaneous components☆14Updated last month
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ☆17Updated 2 years ago
- Chisel HDL example applications☆30Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- Debuggable hardware generator☆67Updated last year
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- RISC-V BSV Specification☆18Updated 5 years ago
- ☆29Updated 4 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆14Updated 3 years ago
- A generic test bench written in Bluespec☆47Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project☆20Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago