m-labs / VexRiscv-verilogView external linksLinks
Using VexRiscv without installing Scala
☆39Nov 10, 2021Updated 4 years ago
Alternatives and similar repositories for VexRiscv-verilog
Users that are interested in VexRiscv-verilog are comparing it to the libraries listed below
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Example code in Verilog for the Blackice II FPGA☆30Sep 8, 2019Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- IPDBG☆13Aug 22, 2025Updated 5 months ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- ☆13Nov 14, 2022Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 4 months ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- RC Car control using ESP8266☆10Mar 7, 2015Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Nov 7, 2021Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- ☆17Nov 26, 2014Updated 11 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- Recreating an NES in verilog☆13Aug 29, 2024Updated last year
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago