Using VexRiscv without installing Scala
☆39Nov 10, 2021Updated 4 years ago
Alternatives and similar repositories for VexRiscv-verilog
Users that are interested in VexRiscv-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated this week
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PicoRV☆44Feb 19, 2020Updated 6 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Chisel Things for OFDM☆33Jul 1, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IPDBG☆13Aug 22, 2025Updated 9 months ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Example code in Verilog for the Blackice II FPGA☆33Sep 8, 2019Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Xilinx Unisim Library in Verilog☆89Jul 22, 2020Updated 5 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Aug 27, 2022Updated 3 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆97Apr 19, 2018Updated 8 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 8 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- ☆20Apr 2, 2024Updated 2 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆205Dec 3, 2020Updated 5 years ago
- XTRX PCI driver for linux☆18Mar 19, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- ☆13Nov 14, 2022Updated 3 years ago
- ☆30Dec 15, 2021Updated 4 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago