m-labs / VexRiscv-verilogLinks
Using VexRiscv without installing Scala
☆38Updated 3 years ago
Alternatives and similar repositories for VexRiscv-verilog
Users that are interested in VexRiscv-verilog are comparing it to the libraries listed below
Sorting:
- PicoRV☆44Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 4 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- RISC-V processor☆31Updated 3 years ago
- Another tiny RISC-V implementation☆58Updated 4 years ago
- Naive Educational RISC V processor☆87Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated last week
- An Open Source configuration of the Arty platform☆131Updated last year