The-OpenROAD-Project / OpenROAD-CloudLinks
The source code that empowers OpenROAD Cloud
☆12Updated 5 years ago
Alternatives and similar repositories for OpenROAD-Cloud
Users that are interested in OpenROAD-Cloud are comparing it to the libraries listed below
Sorting:
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open Source Detailed Placement engine☆12Updated 5 years ago
- ☆18Updated 11 months ago
- Extended and external tests for Verilator testing☆16Updated last month
- LibreSilicon's Standard Cell Library Generator☆20Updated last week
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- Source-Opened RISCV for Crypto☆18Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago