A lightweight Ethernet MAC Controller IP for FPGA prototyping
☆14Oct 19, 2020Updated 5 years ago
Alternatives and similar repositories for an-ethernet-controller
Users that are interested in an-ethernet-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆88Mar 17, 2026Updated last week
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆66Mar 15, 2022Updated 4 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- Virtual I/O acceleration technologies for KVM☆15Sep 17, 2013Updated 12 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆177Jan 24, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- APB Logic☆24Feb 24, 2026Updated last month
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 9 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- QSPI flash support for Xilinx's Zynq devices☆27Jul 28, 2020Updated 5 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆30Nov 9, 2015Updated 10 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆46Nov 3, 2025Updated 4 months ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- Dynamic types for OCaml☆24Feb 15, 2016Updated 10 years ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- STM8 port of GNU binutils with link-time unused code elimination☆13Jun 22, 2023Updated 2 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago