egk696 / an-ethernet-controllerLinks
A lightweight Ethernet MAC Controller IP for FPGA prototyping
☆14Updated 4 years ago
Alternatives and similar repositories for an-ethernet-controller
Users that are interested in an-ethernet-controller are comparing it to the libraries listed below
Sorting:
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆20Updated 8 years ago
- ☆26Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆29Updated last year
- ☆21Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 9 months ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- ☆73Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆20Updated 5 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- 国产VU13P加速卡资料☆76Updated 4 months ago
- Video Stream Scaler☆40Updated 11 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- An Ethernet MAC conforming to IEEE 802.3☆22Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year