egk696/an-ethernet-controller external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

egk696/an-ethernet-controller

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/egk696/an-ethernet-controller)

Close

egk696 / an-ethernet-controllerView on GitHubMore

• External links
• Readme badge

A lightweight Ethernet MAC Controller IP for FPGA prototyping

☆14Oct 19, 2020Updated 5 years ago

Alternatives and similar repositories for an-ethernet-controller

Users that are interested in an-ethernet-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• grebe / ofdm

  View on GitHub
  Chisel Things for OFDM
  ☆33Jul 1, 2020Updated 6 years ago
• plex1 / SpinalDev

  View on GitHub
  Docker Development Environment for SpinalHDL
  ☆20Aug 8, 2024Updated 2 years ago
• chinkwo / FPGA-multiboot

  View on GitHub
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆13May 17, 2018Updated 8 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 7 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• sifive / verilator

  View on GitHub
  Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)
  ☆24Jun 28, 2022Updated 4 years ago
• MJoergen / Avalon

  View on GitHub
  Utilities for Avalon Memory Map
  ☆11Jun 16, 2026Updated 2 months ago
• maltanar / axi-in-chisel

  View on GitHub
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆76Nov 15, 2015Updated 10 years ago
• maltanar / fpga-tidbits

  View on GitHub
  Chisel components for FPGA projects
  ☆129Sep 19, 2023Updated 2 years ago
• firesim / aws-fpga-firesim

  View on GitHub
  AWS Shell for FireSim
  ☆14Nov 13, 2024Updated last year
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆31Jan 3, 2024Updated 2 years ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 2 years ago
• fpgasystems / dma-driver

  View on GitHub
  ☆21Dec 9, 2018Updated 7 years ago
• jwwebbopen / SystemVerilogTools

  View on GitHub
  Tools for SystemVerilog development.
  ☆15Jan 3, 2018Updated 8 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• pulp-platform / apb_uart_sv

  View on GitHub
  ☆15Jul 5, 2019Updated 7 years ago
• ucb-bar / chisel-gui

  View on GitHub
  A prototype GUI for chisel-development
  ☆51Jun 9, 2020Updated 6 years ago
• chasep255 / Nexys-4-DDR-Ethernet-Mac

  View on GitHub
  Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
  ☆30Aug 21, 2018Updated 8 years ago
• yol / ethernet_mac

  View on GitHub
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆183Jan 24, 2024Updated 2 years ago
• pulp-platform / apb

  View on GitHub
  APB Logic
  ☆29Aug 6, 2026Updated 3 weeks ago
• SashkoTar / syto

  View on GitHub
  Digital signal processing library
  ☆18Oct 13, 2020Updated 5 years ago
• ucb-bar / testchipip

  View on GitHub
  ☆92Aug 14, 2026Updated 2 weeks ago
• whc2uestc / BD3_FPGA

  View on GitHub
  新一代北斗卫星导航监测接收机的FPGA实现
  ☆31May 17, 2016Updated 10 years ago
• SpinalHDL / SpinalDoc

  View on GitHub
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆32Dec 10, 2024Updated last year
• Open source password manager - Proton Pass • Ad
  Securely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆31Nov 9, 2015Updated 10 years ago
• pbridd / lzrw1-compression-core

  View on GitHub
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆19Dec 8, 2017Updated 8 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 12 years ago
• ryanjthomas / FPGA-Ethernet

  View on GitHub
  IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet
  ☆12Jun 2, 2021Updated 5 years ago
• Xilinx / gen-machine-conf

  View on GitHub
  Parse hardware design information to generate project specific machine configuration
  ☆19Jul 8, 2026Updated last month
• wisniewski / cyusb3014

  View on GitHub
  Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3
  ☆15Mar 11, 2015Updated 11 years ago
• lowRISC / ethernet

  View on GitHub
  Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface
  ☆22Jul 27, 2026Updated last month
• lizardll / ScalaBFS

  View on GitHub
  A Scalable BFS Accelerator on FPGA-HBM Platform
  ☆13Jul 30, 2021Updated 5 years ago
• iFMRT / riscv-spec-v2-cn

  View on GitHub
  ☆10Jun 11, 2016Updated 10 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• EttusResearch / rfnoc-pfb-channelizer

  View on GitHub
  RFNoC out-of-tree module for a channelizer
  ☆17Mar 14, 2018Updated 8 years ago
• greatwallet / ScoreTextMaker

  View on GitHub
  输入wav文件，输出其简谱（较粗糙）
  ☆10Jun 29, 2018Updated 8 years ago
• pulp-platform / axi_spi_master

  View on GitHub
  ☆26Oct 8, 2019Updated 6 years ago
• pulp-platform / axi2apb

  View on GitHub
  ☆23Feb 22, 2020Updated 6 years ago
• mladmon / bch

  View on GitHub
  BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)
  ☆13Nov 14, 2019Updated 6 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 5 years ago
• EttusResearch / rfnoc-apps

  View on GitHub
  Example applications for UHD/RFNoC
  ☆20Mar 8, 2022Updated 4 years ago