A lightweight Ethernet MAC Controller IP for FPGA prototyping
☆14Oct 19, 2020Updated 5 years ago
Alternatives and similar repositories for an-ethernet-controller
Users that are interested in an-ethernet-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 6 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Jul 5, 2019Updated 7 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆69Mar 15, 2022Updated 4 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆182Jan 24, 2024Updated 2 years ago
- APB Logic☆29Aug 6, 2026Updated last week
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- Breakout-board for the VoCore2☆11Mar 24, 2019Updated 7 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Parse hardware design information to generate project specific machine configuration☆19Jul 8, 2026Updated last month
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- Open-source memory-mapped Ethernet MAC for FPGA with RGMII interface☆22Jul 27, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Jul 30, 2021Updated 5 years ago
- ☆10Jun 11, 2016Updated 10 years ago
- RFNoC out-of-tree module for a channelizer☆17Mar 14, 2018Updated 8 years ago
- 输入wav文件，输出其简谱（较粗糙）☆10Jun 29, 2018Updated 8 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- implementation of opencv sgbm(disparity map extract) on FPGA☆14Oct 27, 2021Updated 4 years ago