A lightweight Ethernet MAC Controller IP for FPGA prototyping
☆14Oct 19, 2020Updated 5 years ago
Alternatives and similar repositories for an-ethernet-controller
Users that are interested in an-ethernet-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated 2 weeks ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆31Aug 21, 2018Updated 7 years ago
- ☆92May 29, 2026Updated last month
- A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file☆15Nov 26, 2018Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆68Mar 15, 2022Updated 4 years ago
- Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL☆180Jan 24, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Jun 2, 2026Updated last month
- APB Logic☆26Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- ☆35May 25, 2026Updated last month
- 新一代北斗卫星导航监测接收机的FPGA实现☆31May 17, 2016Updated 10 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated last month
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- QSPI flash support for Xilinx's Zynq devices☆29Jul 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- Various projects of SPI loader module for xilinx fpga☆34Jul 20, 2020Updated 5 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆48Nov 3, 2025Updated 8 months ago
- This is a summary of robot skills learning and the computer vision involved, including papers and code!☆10Jun 2, 2020Updated 6 years ago
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- CGMiner 3.72 with GridSeed GC3355 support☆30May 8, 2014Updated 12 years ago