egk696/an-ethernet-controller external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

egk696/an-ethernet-controller

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/egk696/an-ethernet-controller)

Close

egk696 / an-ethernet-controllerView on GitHubMore

• External links
• Readme badge

A lightweight Ethernet MAC Controller IP for FPGA prototyping

☆14Oct 19, 2020Updated 6 years ago

Alternatives and similar repositories for an-ethernet-controller

Users that are interested in an-ethernet-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 6 years ago
• lowRISC / uncore

  View on GitHub
  ☆11Jun 29, 2021Updated 5 years ago
• mbezjak / vhdllab

  View on GitHub
  Educational software for modelling and simulation of digital circuits.
  ☆11Jun 8, 2020Updated 6 years ago
• wzc810049078 / SRT-4-DIVISION

  View on GitHub
  RADIX-4 SRT division
  ☆13Oct 31, 2019Updated 7 years ago
• grebe / ofdm

  View on GitHub
  Chisel Things for OFDM
  ☆33Jul 1, 2020Updated 6 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• FPGA-House-AG / SpinalCorundum

  View on GitHub
  SpinalHDL components for Corundum Ethernet
  ☆15Aug 16, 2023Updated 3 years ago
• datenlord / poseidon-spinal

  View on GitHub
  The hardware implementation of Poseidon hash function in SpinalHDL
  ☆21Jun 5, 2022Updated 4 years ago
• ryanjthomas / FPGA-Ethernet

  View on GitHub
  IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet
  ☆13Jun 2, 2021Updated 5 years ago
• plex1 / SpinalDev

  View on GitHub
  Docker Development Environment for SpinalHDL
  ☆20Aug 8, 2024Updated 2 years ago
• lewiz-support / LMAC_CORE1

  View on GitHub
  LMAC Core1 - Ethernet 1G/100M/10M
  ☆19Apr 3, 2023Updated 3 years ago
• chinkwo / FPGA-multiboot

  View on GitHub
  通过SPI协议实现FPGA multiboot在线升级功能
  ☆13May 17, 2018Updated 8 years ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 7 years ago
• pulp-platform / core2axi

  View on GitHub
  Core protocol to AXI bridge
  ☆11Sep 30, 2019Updated 7 years ago
• MJoergen / Avalon

  View on GitHub
  Utilities for Avalon Memory Map
  ☆11Jun 16, 2026Updated 4 months ago
• End-to-end encrypted email - Proton Mail • Ad
  Special offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
• maltanar / axi-in-chisel

  View on GitHub
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆76Nov 15, 2015Updated 10 years ago
• sifive / verilator

  View on GitHub
  Fork of Verilator with prebuilt Ubuntu binaries (https://www.veripool.org/wiki/verilator)
  ☆24Jun 28, 2022Updated 4 years ago
• maltanar / fpga-tidbits

  View on GitHub
  Chisel components for FPGA projects
  ☆129Sep 19, 2023Updated 3 years ago
• yol / ethernet_mac

  View on GitHub
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆186Jan 24, 2024Updated 2 years ago
• j1s1e1 / VerilogFarrowFilter

  View on GitHub
  Fractional interpolation using a Farrow structure
  ☆10Oct 11, 2023Updated 3 years ago
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆31Jan 3, 2024Updated 2 years ago
• datenlord / blue-crc

  View on GitHub
  A high-throughput, parameterized, parallel crc hardware implementation.
  ☆12Jun 2, 2024Updated 2 years ago
• SpinalHDL / SpinalDoc-RTD

  View on GitHub
  The sources of the online SpinalHDL doc
  ☆32Updated this week
• jwwebbopen / SystemVerilogTools

  View on GitHub
  Tools for SystemVerilog development.
  ☆15Jan 3, 2018Updated 8 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• egk696 / VHDL_FSM_Visualizer

  View on GitHub
  A VHDL helper that visualizes FSM states and transitions by tracking, in real-time, a specified .vhd file
  ☆15Nov 26, 2018Updated 7 years ago
• firesim / aws-fpga-firesim

  View on GitHub
  AWS Shell for FireSim
  ☆14Nov 13, 2024Updated last year
• fpgasystems / dma-driver

  View on GitHub
  ☆21Dec 9, 2018Updated 7 years ago
• pulp-platform / apb_uart_sv

  View on GitHub
  ☆15Jul 5, 2019Updated 7 years ago
• chasep255 / Nexys-4-DDR-Ethernet-Mac

  View on GitHub
  Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
  ☆30Aug 21, 2018Updated 8 years ago
• ucb-bar / chisel-gui

  View on GitHub
  A prototype GUI for chisel-development
  ☆51Jun 9, 2020Updated 6 years ago
• redchenjs / clock_data_recovery_max10

  View on GitHub
  Clock Data Recovery | 時鐘數據恢復
  ☆12Aug 9, 2020Updated 6 years ago
• SpinalHDL / SpinalDoc

  View on GitHub
  SpinalHDL documentation assets (pictures, slides, ...)
  ☆32Dec 10, 2024Updated last year
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 12 years ago
• Deploy on Railway without the complexity - Free Credits Offer • Ad
  Connect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
• pbridd / lzrw1-compression-core

  View on GitHub
  This is the repository for a verilog implementation of a lzrw1 compression core
  ☆20Dec 8, 2017Updated 8 years ago
• datenlord / blue-udp

  View on GitHub
  The hardware implementation of UDP in Bluespec SystemVerilog
  ☆14Jun 3, 2024Updated 2 years ago
• alknvl / axis_udp

  View on GitHub
  This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…
  ☆70Mar 15, 2022Updated 4 years ago
• SashkoTar / syto

  View on GitHub
  Digital signal processing library
  ☆20Oct 13, 2020Updated 6 years ago
• Xilinx / gen-machine-conf

  View on GitHub
  Parse hardware design information to generate project specific machine configuration
  ☆19Oct 19, 2026Updated 2 weeks ago
• lewiz-support / LMAC_CORE2

  View on GitHub
  LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G
  ☆42Apr 3, 2023Updated 3 years ago
• takeshineshiro / fpga_fibre_scan

  View on GitHub
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆32Nov 9, 2015Updated 10 years ago