A libgloss replacement for RISC-V that supports HTIF
☆43May 3, 2024Updated last year
Alternatives and similar repositories for libgloss-htif
Users that are interested in libgloss-htif are comparing it to the libraries listed below
Sorting:
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- GDB stub that allows debugging of embedded devices☆34Sep 9, 2015Updated 10 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆12Mar 2, 2026Updated last week
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- 全方位控诉Windows的使用和开发体验☆12Jun 30, 2020Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Arduino core for the BL618☆20Sep 15, 2023Updated 2 years ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- FreeBSD IoT Project☆20Nov 23, 2023Updated 2 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Oct 9, 2025Updated 5 months ago
- ☆51Jan 9, 2026Updated 2 months ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- ☆152Oct 6, 2023Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆26Feb 26, 2026Updated last week
- Just a working copy of http://repo.or.cz/r/libjaylink.git☆18Sep 25, 2019Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆38Updated this week
- 《关于浮点运算：作为程序员都应该了解什么？》☆27Apr 17, 2018Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆63Jun 27, 2025Updated 8 months ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Mar 2, 2026Updated last week
- ☆32Jan 21, 2026Updated last month
- ☆32Updated this week
- [DEPRECATED] Moved to ROCm/rocm-libraries repo☆26Feb 20, 2026Updated 2 weeks ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆144Jan 27, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- MDX — A bare-metal / RTOS framework☆29Mar 1, 2026Updated last week
- ☆652Updated this week
- RV64GC Linux Capable RISC-V Core☆54Oct 20, 2025Updated 4 months ago
- Example for running IREE in a bare-metal Arm environment.☆40Feb 24, 2026Updated last week