ucb-art / craft2-chipLinks
Craft 2 top-level repository
☆14Updated 6 years ago
Alternatives and similar repositories for craft2-chip
Users that are interested in craft2-chip are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A configurable SRAM generator☆56Updated 3 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- sram/rram/mram.. compiler☆43Updated 2 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Public release☆58Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆32Updated 3 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆31Updated 7 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- SRAM☆22Updated 5 years ago
- FPU Generator☆20Updated 4 years ago
- ☆88Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆117Updated 4 years ago
- ☆56Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago