ucb-art / craft2-chip
Craft 2 top-level repository
☆13Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for craft2-chip
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ☆19Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- SRAM☆20Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆22Updated 3 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- sram/rram/mram.. compiler☆28Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Open source process design kit for 28nm open process☆42Updated 6 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Open Source PHY v2☆25Updated 6 months ago
- FPU Generator☆20Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- CNN accelerator☆26Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Reconfigurable Binary Engine☆15Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- ☆31Updated last month