ucb-art / craft2-chipLinks
Craft 2 top-level repository
☆14Updated 6 years ago
Alternatives and similar repositories for craft2-chip
Users that are interested in craft2-chip are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆29Updated last month
- sram/rram/mram.. compiler☆35Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Public release☆51Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- ☆32Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆28Updated 4 years ago
- A configurable SRAM generator☆50Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SRAM☆22Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago