ucb-art / craft2-chipLinks
Craft 2 top-level repository
☆14Updated 6 years ago
Alternatives and similar repositories for craft2-chip
Users that are interested in craft2-chip are comparing it to the libraries listed below
Sorting:
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ☆20Updated 5 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 8 months ago
- SRAM☆22Updated 5 years ago
- Chisel Things for OFDM☆32Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- A configurable SRAM generator☆57Updated 3 months ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆67Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated last week
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆48Updated last year