ucb-art / craft2-chip
Craft 2 top-level repository
☆13Updated 5 years ago
Alternatives and similar repositories for craft2-chip:
Users that are interested in craft2-chip are comparing it to the libraries listed below
- ☆21Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- YosysHQ SVA AXI Properties☆37Updated last year
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- SRAM☆21Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 5 years ago
- ☆36Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆49Updated this week
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- An automatic clock gating utility☆43Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆23Updated 3 years ago
- An open source generator for standard cell based memories.☆12Updated 8 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆31Updated 3 weeks ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 4 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- A configurable SRAM generator☆42Updated 3 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- The OpenPiton Platform☆16Updated 5 months ago
- ☆42Updated 3 years ago
- Chisel Cheatsheet☆32Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago