Craft 2 top-level repository
☆14May 15, 2019Updated 7 years ago
Alternatives and similar repositories for craft2-chip
Users that are interested in craft2-chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- ☆21Oct 28, 2024Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Jan 21, 2019Updated 7 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- ☆12Feb 16, 2019Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Jul 16, 2026Updated 3 weeks ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Cross EDA Abstraction and Automation☆42Updated this week
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 10 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Wrapper around the LiveLink™ for MATLAB® Interface of COMSOL Multiphysics®, tailored for gate layout optimisation in heterostructures.☆11Jan 8, 2022Updated 4 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- A command line tool for automating LTspice simulations☆13Nov 12, 2017Updated 8 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago