ucb-art / craft2-chipView external linksLinks
Craft 2 top-level repository
☆14May 15, 2019Updated 6 years ago
Alternatives and similar repositories for craft2-chip
Users that are interested in craft2-chip are comparing it to the libraries listed below
Sorting:
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆19Oct 28, 2024Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 4 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 2 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Nov 7, 2024Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- Software control for CASPER FPGAs☆22Feb 5, 2026Updated last week
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆25Sep 9, 2025Updated 5 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- iFCN: Automated Design Platform for Molecular FCN Circuits☆14Dec 26, 2025Updated last month
- ☆20Feb 9, 2020Updated 6 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago