A prototype GUI for chisel-development
☆51Jun 9, 2020Updated 5 years ago
Alternatives and similar repositories for chisel-gui
Users that are interested in chisel-gui are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 6 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Mar 6, 2026Updated 2 weeks ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- 🧵 A HTTP(S) mirroring tool written in Rust, proposed for ustcmirror☆21Mar 11, 2026Updated last week
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Jul 9, 2021Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10May 30, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated 8 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago