cnrv / CNRV-FPULinks
Basic floating-point components for RISC-V processors
☆66Updated 5 years ago
Alternatives and similar repositories for CNRV-FPU
Users that are interested in CNRV-FPU are comparing it to the libraries listed below
Sorting:
- ☆67Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- Simple single-port AXI memory interface☆46Updated last year
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- General Purpose AXI Direct Memory Access☆59Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆95Updated last month
- ☆66Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- ☆54Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago