A time-predictable processor for mixed-criticality systems
☆64Nov 7, 2024Updated last year
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 20, 2021Updated 5 years ago
- A lightweight reactor runtime targeted at distributed resource-constrained embedded systems☆19Sep 10, 2026Updated last week
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆157Jul 25, 2026Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆51Mar 27, 2017Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- ☆139May 13, 2022Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- KTH's Timed C compiler☆19Jan 7, 2022Updated 4 years ago
- HardCaml example designs☆18Jun 13, 2018Updated 8 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 9 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆247Aug 12, 2022Updated 4 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆77Apr 2, 2019Updated 7 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- A reactor runtime written in C☆22Sep 4, 2026Updated 2 weeks ago
- Try Lingua Franca now!☆23Aug 24, 2026Updated 3 weeks ago