pretis / flexpretLinks
A time-predictable processor for mixed-criticality systems
☆60Updated last year
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Updated 9 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated 3 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆89Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆35Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆90Updated 3 weeks ago
- A Verilog Synthesis Regression Test☆37Updated 2 weeks ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 3 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- ☆104Updated 3 years ago
- An implementation of RISC-V☆47Updated last month
- Main page☆129Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆68Updated 3 years ago
- ☆51Updated last month
- ☆24Updated 4 years ago
- Hardware generator debugger☆77Updated last year
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago