A time-predictable processor for mixed-criticality systems
☆60Nov 7, 2024Updated last year
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12May 20, 2021Updated 4 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 5 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated 3 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 9 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- KTH's Timed C compiler☆19Jan 7, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- HardCaml example designs☆18Jun 13, 2018Updated 7 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Hack@DAC 2021☆18Jul 24, 2024Updated last year
- ☆247Aug 12, 2022Updated 3 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- (System)Verilog to Chisel translator☆117May 20, 2022Updated 3 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆419Mar 22, 2026Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A reactor runtime written in C☆19Updated this week
- Try Lingua Franca now!☆21Apr 3, 2026Updated last week
- ☆11Dec 18, 2017Updated 8 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago