pretis / flexpretLinks
A time-predictable processor for mixed-criticality systems
☆58Updated 6 months ago
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- BSC Development Workstation (BDW)☆29Updated 6 months ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Consistency checker for memory subsystem traces☆21Updated 8 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- ☆23Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- ☆46Updated 3 weeks ago
- Main page☆126Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Lipsi: Probably the Smallest Processor in the World☆84Updated last year
- Mutation Cover with Yosys (MCY)☆82Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆32Updated this week
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- The specification for the FIRRTL language☆55Updated last week