pretis / flexpretLinks
A time-predictable processor for mixed-criticality systems
☆58Updated 7 months ago
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below
Sorting:
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆142Updated 3 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Testing processors with Random Instruction Generation☆38Updated last week
- OmniXtend cache coherence protocol☆82Updated last week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 3 months ago
- An implementation of RISC-V☆33Updated 3 weeks ago
- Open Processor Architecture☆26Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ☆47Updated last month
- ☆23Updated 4 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆32Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Mutation Cover with Yosys (MCY)☆84Updated last week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated last month
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago