pretis / flexpretLinks
A time-predictable processor for mixed-criticality systems
☆59Updated 8 months ago
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆85Updated 3 weeks ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆109Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- OmniXtend cache coherence protocol☆82Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- Main page☆126Updated 5 years ago
- ☆23Updated 4 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- RISC-V Formal Verification Framework☆143Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 9 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Hardware generator debugger☆74Updated last year
- ☆103Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- BSC Development Workstation (BDW)☆30Updated 8 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago