pretis / flexpretLinks
A time-predictable processor for mixed-criticality systems
☆59Updated 9 months ago
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below
Sorting:
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- A Verilog Synthesis Regression Test☆37Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 5 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- BSC Development Workstation (BDW)☆30Updated 9 months ago
- Main page☆126Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- RISC-V Formal Verification Framework☆145Updated this week
- An implementation of RISC-V☆38Updated last month
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- FPGA tool performance profiling☆102Updated last year
- Documentation for the BOOM processor☆47Updated 8 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year