A time-predictable processor for mixed-criticality systems
☆60Nov 7, 2024Updated last year
Alternatives and similar repositories for flexpret
Users that are interested in flexpret are comparing it to the libraries listed below
Sorting:
- ☆12May 20, 2021Updated 4 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- HardCaml example designs☆18Jun 13, 2018Updated 7 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 2 months ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year