SpinalHDL documentation assets (pictures, slides, ...)
☆32Dec 10, 2024Updated last year
Alternatives and similar repositories for SpinalDoc
Users that are interested in SpinalDoc are comparing it to the libraries listed below
Sorting:
- A basic SpinalHDL project☆91Aug 15, 2025Updated 7 months ago
- Labs to learn SpinalHDL☆155Jul 4, 2024Updated last year
- Scala based HDL☆1,935Updated this week
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- ☆11Dec 18, 2017Updated 8 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆54Jun 11, 2023Updated 2 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- ☆21Dec 9, 2018Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A classic 5-stage rv32i(incomplete) toy implementation based on powerful SpinalHDL☆10Jul 5, 2021Updated 4 years ago
- Signal Processing in Scala☆30Jan 15, 2014Updated 12 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- LVGL demo☆11May 19, 2022Updated 3 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- Systemverilog DPI-C call Python function☆27Mar 11, 2021Updated 5 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 4 months ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- USB 1.1 Host and Function IP core☆25Jul 17, 2014Updated 11 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆152Jun 14, 2024Updated last year
- Marbles with pride flag colors. Accepting suggestions and PRs.☆13Jun 22, 2018Updated 7 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Experimental MEGAG65 extensions to C64 BASIC 2☆13Jan 20, 2019Updated 7 years ago
- A Haskell implementation of Andrew Kensler's business card raytracer.☆18Oct 12, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Messing around with a Terraria like terrain in haXe☆15Nov 26, 2011Updated 14 years ago
- Direct-RF-Synthesis CW Beacon PoC using Raspberry Pi Pico. No Si5351 is needed. HF and VHF fox! Have fun! ;) Comes with 5W amplifier + LP…☆12Nov 30, 2023Updated 2 years ago
- a programming language☆12Aug 19, 2020Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- 65816, SuperFX and spc700 assembly syntax highlighting for sublime text.☆11Sep 21, 2014Updated 11 years ago
- Numerical and tensor functions for haxe☆13Mar 5, 2018Updated 8 years ago