SpinalHDL / SpinalDocLinks
SpinalHDL documentation assets (pictures, slides, ...)
☆32Updated 10 months ago
Alternatives and similar repositories for SpinalDoc
Users that are interested in SpinalDoc are comparing it to the libraries listed below
Sorting:
- Labs to learn SpinalHDL☆149Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- UART 16550 core☆37Updated 11 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- WISHBONE SD Card Controller IP Core☆128Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- Verilog wishbone components☆119Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- DDR3 SDRAM controller☆18Updated 11 years ago
- I2C controller core☆46Updated 2 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Platform Level Interrupt Controller☆43Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- A basic SpinalHDL project☆86Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- UART models for cocotb☆31Updated last month
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago