Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
☆30Sep 17, 2025Updated 5 months ago
Alternatives and similar repositories for perfect-chisel
Users that are interested in perfect-chisel are comparing it to the libraries listed below
Sorting:
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Dec 4, 2019Updated 6 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- ☆10Nov 12, 2019Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Generate graphviz dot files from InfiniBand topology dumps.☆16Feb 11, 2024Updated 2 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated last week
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year