IBM / perfect-chisel
Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
☆30Updated this week
Alternatives and similar repositories for perfect-chisel
Users that are interested in perfect-chisel are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated this week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆55Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Useful utilities for BAR projects☆31Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last week
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- (System)Verilog to Chisel translator☆113Updated 2 years ago
- ☆61Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆36Updated this week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆29Updated 4 years ago
- The specification for the FIRRTL language☆54Updated last week
- Intel Compiler for SystemC☆23Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- A prototype GUI for chisel-development☆52Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- ☆33Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- ☆39Updated last year