IBM / perfect-chiselLinks
Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
☆30Updated last month
Alternatives and similar repositories for perfect-chisel
Users that are interested in perfect-chisel are comparing it to the libraries listed below
Sorting:
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- ☆56Updated 2 years ago
- The specification for the FIRRTL language☆57Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Useful utilities for BAR projects☆31Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Consistency checker for memory subsystem traces☆22Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- The home of the Chisel3 website☆20Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated last month
- A Hardware Pipeline Description Language☆44Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆34Updated 3 months ago
- ☆33Updated 3 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 7 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- ☆40Updated 2 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago