IBM / perfect-chisel
Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program
☆30Updated 2 years ago
Alternatives and similar repositories for perfect-chisel:
Users that are interested in perfect-chisel are comparing it to the libraries listed below
- A fault-injection framework using Chisel and FIRRTL☆35Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- Useful utilities for BAR projects☆31Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- The specification for the FIRRTL language☆53Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- The home of the Chisel3 website☆20Updated 10 months ago
- Equivalence checking with Yosys☆42Updated 2 weeks ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- Intel Compiler for SystemC☆23Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- ☆83Updated last week
- ☆55Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆20Updated 3 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- ☆33Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆32Updated last month
- Hardware generator debugger☆73Updated last year