ucb-ee290c / fa18-modem
LTE/WiFi/5G-NR SDR Transceiver
☆53Updated 6 years ago
Alternatives and similar repositories for fa18-modem
Users that are interested in fa18-modem are comparing it to the libraries listed below
Sorting:
- Chisel Things for OFDM☆31Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated 2 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆53Updated last year
- Verilog实现OFDM基带☆42Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 7 months ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆100Updated 10 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆60Updated 10 months ago
- Hardware Viterbi Decoder in verilog☆25Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- ☆12Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated 2 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆57Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆48Updated last year
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆89Updated 2 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- RTL implementation of components for DVB-S2☆117Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆74Updated 4 months ago