ucb-ee290c / fa18-modem
LTE/WiFi/5G-NR SDR Transceiver
☆53Updated 6 years ago
Alternatives and similar repositories for fa18-modem:
Users that are interested in fa18-modem are comparing it to the libraries listed below
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated last month
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆99Updated 9 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Verilog实现OFDM基带☆42Updated 9 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆47Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFID tag and tester in Verilog☆37Updated 12 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆56Updated 5 years ago
- Hardware Assisted IEEE 1588 IP Core☆28Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆104Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- RTL implementation of components for DVB-S2☆116Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆59Updated 9 months ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- RFSoC QSFP Data Offload Design with GNU Radio☆18Updated 5 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆63Updated last year
- ☆28Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆25Updated 5 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago