ucb-ee290c / fa18-modem
LTE/WiFi/5G-NR SDR Transceiver
☆52Updated 6 years ago
Alternatives and similar repositories for fa18-modem:
Users that are interested in fa18-modem are comparing it to the libraries listed below
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆97Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆106Updated last year
- Chisel Things for OFDM☆30Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆17Updated 2 months ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 7 months ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆52Updated 2 years ago
- ☆18Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- FFT generator using Chisel☆57Updated 3 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆60Updated this week
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆66Updated last month
- Hardware Assisted IEEE 1588 IP Core☆26Updated 10 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago