ucb-ee290c / fa18-modemLinks
LTE/WiFi/5G-NR SDR Transceiver
☆53Updated 6 years ago
Alternatives and similar repositories for fa18-modem
Users that are interested in fa18-modem are comparing it to the libraries listed below
Sorting:
- Chisel Things for OFDM☆32Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆103Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- Hardware Assisted IEEE 1588 IP Core☆29Updated 10 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆19Updated 6 months ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- RFID tag and tester in Verilog☆37Updated 12 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆28Updated 2 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.☆66Updated 3 months ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Verilog实现OFDM基带☆43Updated 9 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- ☆19Updated 3 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 2 months ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago