CTSRD-CHERI / axeLinks
Consistency checker for memory subsystem traces
☆23Updated 9 years ago
Alternatives and similar repositories for axe
Users that are interested in axe are comparing it to the libraries listed below
Sorting:
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- ☆51Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Microprobe: Microbenchmark generation framework☆23Updated 3 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Hardware generator debugger☆77Updated last year
- A template for building new projects/platforms using the BOOM core.☆24Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- RISC-V BSV Specification☆23Updated 5 years ago
- ☆87Updated this week
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- OmniXtend cache coherence protocol☆82Updated 6 months ago
- The Task Parallel System Composer (TaPaSCo)☆114Updated last month
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- ☆67Updated 2 years ago
- Useful utilities for BAR projects☆32Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆168Updated 5 years ago