CTSRD-CHERI / axe
Consistency checker for memory subsystem traces
☆11Updated 7 years ago
Related projects: ⓘ
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Documentation for the BOOM processor☆47Updated 7 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- ☆40Updated 3 months ago
- Open Processor Architecture☆26Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆33Updated last year
- Useful utilities for BAR projects☆31Updated 8 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- A template for building new projects/platforms using the BOOM core.☆24Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- ☆28Updated 6 years ago
- 👾 Design ∪ Hardware☆72Updated 11 months ago
- Experiments with fixed function renderers and Chisel HDL☆56Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 2 months ago
- ☆51Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆29Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago
- A Verilog Synthesis Regression Test☆33Updated 5 months ago
- RISC-V GPGPU☆34Updated 4 years ago
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆16Updated 6 months ago
- ☆19Updated this week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆74Updated 3 weeks ago
- The BERI and CHERI processor and hardware platform☆45Updated 7 years ago