Consistency checker for memory subsystem traces
☆23Oct 10, 2016Updated 9 years ago
Alternatives and similar repositories for axe
Users that are interested in axe are comparing it to the libraries listed below
Sorting:
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Tools based upon slang for language server purpose☆21Feb 4, 2026Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Arm SystemReady : BSA Architecture Compliance Suite☆28Aug 25, 2025Updated 6 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Simulation framework for a pixelated Liquid Argon TPC☆10Updated this week
- CLAS12 Offline Software☆10May 18, 2023Updated 2 years ago
- Boost.org conversion module☆14Feb 25, 2026Updated last week
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆15Aug 7, 2025Updated 7 months ago
- an one-click-installer shell script helping openSUSE new starters ( especially from China ) to install various applications including mul…☆11Jul 26, 2015Updated 10 years ago
- Crash and burn the Gibson to take out the Da Vinci virus☆12Dec 20, 2020Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Boost.org logic module☆12Dec 10, 2025Updated 2 months ago
- Launch Xilinx Vivado Design Suite using a DCV Remote Desktop on AWS☆16May 12, 2021Updated 4 years ago
- ScienceBox in docker-compose☆14Apr 9, 2021Updated 4 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated last month
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Modular Analysis and Reconstruction for the LINear Collider☆13Jan 22, 2026Updated last month
- A Ruby script for generating a Markdown Table of Contents☆12Aug 29, 2022Updated 3 years ago
- Experiments with "reflexpr"☆11May 18, 2017Updated 8 years ago
- a 3rd party comment system [python] [javascript]☆31Jan 25, 2016Updated 10 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago