Consistency checker for memory subsystem traces
☆22Oct 10, 2016Updated 10 years ago
Alternatives and similar repositories for axe
Users that are interested in axe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- A tool to run litmus tests on bare-metal hardware☆14Mar 13, 2017Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12May 20, 2021Updated 5 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆69Dec 1, 2022Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Arm SystemReady : BSA Architecture Compliance Suite☆28Aug 25, 2025Updated last year
- L3 based MIPS specification and emulator☆15Jul 29, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Microbenchmarking experiments on Zen 2 machines☆22Jun 25, 2022Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Lemberg is a time-predictable VLIW processor optimized for performance.☆21May 8, 2013Updated 13 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- An open-source custom cache generator.☆39Mar 14, 2024Updated 2 years ago
- Binomial model☆12Aug 28, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- RP2040 firmware for controlling GPIO over USB CDC with AT commands☆14Dec 22, 2024Updated last year
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated 2 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Boost.org integer module☆19Oct 2, 2026Updated last month
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- Multi-agent orchestration plugin for Claude Code. Coordinate agent teams with shared tasks, messaging, and 7 patterns including RLM (arXi…☆15Sep 7, 2026Updated last month
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Network on Chip for MPSoC☆30Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CPU micro benchmarks☆90Oct 25, 2026Updated last week
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 9 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆72Sep 16, 2026Updated last month