HDL components to build a customized Wishbone crossbar switch
☆14May 30, 2019Updated 6 years ago
Alternatives and similar repositories for WbXbc
Users that are interested in WbXbc are comparing it to the libraries listed below
Sorting:
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last week
- Using mobile phone camera to detect boss's coming, then send message to predefined computer and swith screen to predefined software.☆12Apr 17, 2021Updated 4 years ago
- Access additional job context informations like current job details (log url, environment, ...) and current deployment details.☆18Mar 14, 2026Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆213Sep 2, 2025Updated 6 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 6 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- A more convenient cli shell base on FreeRTOS+CLI☆12Aug 19, 2022Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- awesome image and video denoising, state of the art networks☆10Aug 2, 2019Updated 6 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 6 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Use a serial port for interaction☆19Feb 18, 2019Updated 7 years ago
- LVGL DEMOS STM32☆10Nov 15, 2022Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆56Jun 11, 2023Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- Virtual SoapySDR driver for sharing a single physical device via shared memory☆20Mar 15, 2026Updated last week
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- A generic main board to build 8-bit computers☆20May 15, 2022Updated 3 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Using Color Histogram, SVD and Dynamic Clustering Method obtained Key-Frames from a video. This analysis can be used to identify frames w…☆25Dec 14, 2020Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago