HDL components to build a customized Wishbone crossbar switch
☆15May 30, 2019Updated 7 years ago
Alternatives and similar repositories for WbXbc
Users that are interested in WbXbc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The hardware implementation of Poseidon hash function in SpinalHDL☆21Jun 5, 2022Updated 4 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 14 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Simple UART implementation in VHDL☆11Sep 10, 2015Updated 11 years ago
- The CNN architecture elements implemented with RTL approach in VHDL.☆16May 9, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 3 years ago
- A high-throughput, parameterized, parallel crc hardware implementation.☆12Jun 2, 2024Updated 2 years ago
- Linux SPI protocol device driver for Lattice ECP5 FPGA programming through slave SPI interface☆10Apr 10, 2023Updated 3 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- awesome image and video denoising, state of the art networks☆10Aug 2, 2019Updated 7 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- ☆13May 15, 2015Updated 11 years ago
- Parametric AXI4 crossbar in SystemVerilog☆249May 25, 2026Updated 5 months ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Tiny Tapeout IHP 26a shuttle using the open source ihp-sg13g2 PDK☆12Apr 1, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Nov 13, 2022Updated 3 years ago
- Sparse MerkleTree implementation in Rust☆19Oct 16, 2019Updated 7 years ago
- an open source uvm verification platform for e200 (riscv)☆31May 5, 2018Updated 8 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- LVGL DEMOS STM32☆10Nov 15, 2022Updated 3 years ago
- ☆12Aug 24, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- PROFINET IO-Controller library for Python☆19Oct 19, 2026Updated last week
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- TinyBasic interpreted by custom microcoded CPU☆13Updated this week
- Command-line utility for printing to Brother QL label printers☆13May 31, 2017Updated 9 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Digital signal processing library☆20Oct 13, 2020Updated 6 years ago
- Modelsim QEMU Unicorn integration via the FLI☆15Oct 19, 2025Updated last year
- A generic main board to build 8-bit computers☆20May 15, 2022Updated 4 years ago