Documenting the Xilinx 7-series bit-stream format.
☆875Jun 5, 2025Updated 11 months ago
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆254Oct 11, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,658Apr 29, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306Apr 29, 2026Updated last week
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆454Feb 26, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,154Feb 26, 2026Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆371Updated this week
- FOSS Flow For FPGA☆435Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- Build your hardware, easily!☆3,863Updated this week
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Apr 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,094Updated this week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆91Jun 10, 2015Updated 10 years ago
- Multi-platform nightly builds of open source FPGA tools☆302Nov 3, 2021Updated 4 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- VHDL synthesis (based on ghdl)☆359Mar 14, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- LiteX boards files☆479Apr 29, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 28, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Experimental flows using nextpnr for Xilinx devices☆60Apr 18, 2026Updated 2 weeks ago
- Small footprint and configurable DRAM core☆498Apr 10, 2026Updated 3 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆132Oct 19, 2023Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆658Apr 16, 2026Updated 2 weeks ago