f4pga / prjxray
Documenting the Xilinx 7-series bit-stream format.
☆791Updated this week
Alternatives and similar repositories for prjxray:
Users that are interested in prjxray are comparing it to the libraries listed below
- Package manager and build abstraction tool for FPGA/ASIC development☆1,256Updated last week
- nextpnr portable FPGA place and route tool☆1,409Updated this week
- Small footprint and configurable PCIe core☆528Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆435Updated last week
- Bus bridges and other odds and ends☆529Updated last month
- Linux on LiteX-VexRiscv☆620Updated 2 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,045Updated last month
- A Python toolbox for building complex digital hardware☆1,261Updated last month
- VHDL synthesis (based on ghdl)☆328Updated last month
- An abstraction library for interfacing EDA tools☆670Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆766Updated this week
- Small footprint and configurable DRAM core☆401Updated 2 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆575Updated 4 years ago
- SystemVerilog to Verilog conversion☆604Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆421Updated 6 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆668Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,514Updated last week
- FOSS Flow For FPGA☆378Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,263Updated 10 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆523Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆997Updated this week
- RISC-V Formal Verification Framework☆598Updated 2 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆389Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆633Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆637Updated this week
- Place and route tool for FPGAs☆419Updated 5 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆321Updated 2 weeks ago