f4pga / prjxray
Documenting the Xilinx 7-series bit-stream format.
☆779Updated last week
Alternatives and similar repositories for prjxray:
Users that are interested in prjxray are comparing it to the libraries listed below
- Package manager and build abstraction tool for FPGA/ASIC development☆1,232Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆404Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆664Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,356Updated this week
- Small footprint and configurable DRAM core☆387Updated last week
- Small footprint and configurable PCIe core☆496Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,017Updated last month
- SystemVerilog to Verilog conversion☆584Updated last month
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆562Updated 4 years ago
- Linux on LiteX-VexRiscv☆602Updated 6 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆419Updated last month
- An abstraction library for interfacing EDA tools☆654Updated last week
- VHDL synthesis (based on ghdl)☆316Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,244Updated this week
- FOSS Flow For FPGA☆367Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆756Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆510Updated 3 months ago
- RISC-V Formal Verification Framework☆591Updated 2 years ago
- VHDL compiler and simulator☆653Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆999Updated 5 months ago
- Bus bridges and other odds and ends☆506Updated last week
- SERV - The SErial RISC-V CPU☆1,467Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆276Updated this week
- An Open-source FPGA IP Generator☆862Updated this week
- A Linux-capable RISC-V multicore for and by the world☆646Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆615Updated last week
- Place and route tool for FPGAs☆416Updated 5 years ago
- A list of resources related to the open-source FPGA projects☆394Updated 2 years ago
- Common SystemVerilog components☆550Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆920Updated this week