f4pga / prjxray
Documenting the Xilinx 7-series bit-stream format.
☆755Updated this week
Related projects: ⓘ
- Package manager and build abstraction tool for FPGA/ASIC development☆1,164Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆396Updated 7 months ago
- nextpnr portable FPGA place and route tool☆1,283Updated this week
- VHDL synthesis (based on ghdl)☆301Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆651Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆980Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆270Updated this week
- Bus bridges and other odds and ends☆470Updated 8 months ago
- Linux on LiteX-VexRiscv☆566Updated 2 months ago
- An abstraction library for interfacing EDA tools☆622Updated 3 weeks ago
- FOSS Flow For FPGA☆350Updated last month
- Small footprint and configurable PCIe core☆465Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆619Updated 8 months ago
- Small footprint and configurable DRAM core☆371Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆535Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,375Updated 3 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆539Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆586Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆389Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆723Updated this week
- Universal utility for programming FPGA☆1,164Updated 2 weeks ago
- VHDL compiler and simulator☆629Updated this week
- A Python toolbox for building complex digital hardware☆1,196Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆926Updated 2 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆485Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆359Updated last month
- A Linux-capable RISC-V multicore for and by the world☆597Updated 2 weeks ago
- RISC-V Formal Verification Framework☆574Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆263Updated 5 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆787Updated this week