Documenting the Xilinx 7-series bit-stream format.
☆915Jun 5, 2025Updated last year
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆268Oct 11, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,755Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆314Sep 18, 2026Updated last week
- Project X-Ray Database: XC7 Series☆77Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆470Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yosys Open SYnthesis Suite☆4,772Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,187Updated this week
- Build Customized FPGA Implementations for Vivado☆390Updated this week
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,741Updated this week
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- Build your hardware, easily!☆4,124Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Sep 12, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,270Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,093Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆86Feb 9, 2022Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆154Jul 19, 2026Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 8 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,155Updated this week
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Updated this week
- VHDL synthesis (based on ghdl)☆370Updated this week
- Place and route tool for FPGAs☆423Jul 28, 2019Updated 7 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,271Updated this week
- LiteX boards files☆500Updated this week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆95Jun 10, 2015Updated 11 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Sep 10, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,385Sep 7, 2026Updated 2 weeks ago
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- Small footprint and configurable DRAM core☆553Updated this week
- FPGA Assembly (FASM) Parser and Generator☆104Jul 25, 2022Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆71Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆689Updated this week
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago