f4pga / prjxray
Documenting the Xilinx 7-series bit-stream format.
☆795Updated last week
Alternatives and similar repositories for prjxray:
Users that are interested in prjxray are comparing it to the libraries listed below
- nextpnr portable FPGA place and route tool☆1,416Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,265Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆441Updated last week
- An abstraction library for interfacing EDA tools☆675Updated last week
- VHDL synthesis (based on ghdl)☆333Updated this week
- FOSS Flow For FPGA☆381Updated 3 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,047Updated 2 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆577Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆411Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆649Updated 5 months ago
- A Python toolbox for building complex digital hardware☆1,265Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆422Updated 7 months ago
- SystemVerilog to Verilog conversion☆613Updated last week
- Universal utility for programming FPGA☆1,304Updated last week
- Small footprint and configurable PCIe core☆537Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆768Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,551Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆644Updated 2 weeks ago
- Small footprint and configurable DRAM core☆402Updated 3 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆669Updated 3 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,014Updated this week
- Linux on LiteX-VexRiscv☆625Updated 2 weeks ago
- Bus bridges and other odds and ends☆537Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆636Updated 2 months ago
- A simple RISC-V processor for use in FPGA designs.☆270Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆674Updated last month
- RISC-V Formal Verification Framework☆598Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆527Updated 2 weeks ago
- VHDL compiler and simulator☆683Updated this week