Documenting the Xilinx 7-series bit-stream format.
☆895Jun 5, 2025Updated last year
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆260Oct 11, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆308Updated this week
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yosys Open SYnthesis Suite☆4,531Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆381Updated this week
- FOSS Flow For FPGA☆440Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated last week
- Build your hardware, easily!☆3,927Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆152Feb 26, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 3 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,327Jan 5, 2026Updated 5 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,114Updated this week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆93Jun 10, 2015Updated 11 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- VHDL synthesis (based on ghdl)☆366May 14, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- LiteX boards files☆485Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,416Jun 5, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- Experimental flows using nextpnr for Xilinx devices☆65Updated this week
- Small footprint and configurable DRAM core☆509Jun 2, 2026Updated last week
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆133Oct 19, 2023Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆664Updated this week