f4pga / prjxrayLinks
Documenting the Xilinx 7-series bit-stream format.
☆836Updated 5 months ago
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,367Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆433Updated last month
- nextpnr portable FPGA place and route tool☆1,561Updated this week
- VHDL synthesis (based on ghdl)☆352Updated last month
- Small footprint and configurable DRAM core☆459Updated this week
- Linux on LiteX-VexRiscv☆666Updated 2 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆599Updated 4 months ago
- Small footprint and configurable PCIe core☆642Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,106Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆676Updated 4 months ago
- An abstraction library for interfacing EDA tools☆724Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆800Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆480Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- Bus bridges and other odds and ends☆609Updated 7 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆414Updated this week
- VHDL compiler and simulator☆756Updated this week
- FOSS Flow For FPGA☆413Updated 10 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,250Updated this week
- Universal utility for programming FPGA☆1,474Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,314Updated 2 months ago
- SystemVerilog to Verilog conversion☆677Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆683Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆454Updated last year
- SERV - The SErial RISC-V CPU☆1,701Updated last month
- A Linux-capable RISC-V multicore for and by the world☆748Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆296Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆566Updated 3 months ago
- A simple RISC-V processor for use in FPGA designs.☆282Updated last year
- VeeR EH1 core☆912Updated 2 years ago