Documenting the Xilinx 7-series bit-stream format.
☆860Jun 5, 2025Updated 9 months ago
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,631Mar 19, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Mar 17, 2026Updated last week
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,138Feb 26, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- FOSS Flow For FPGA☆426Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,576Mar 18, 2026Updated last week
- Build your hardware, easily!☆3,787Updated this week
- An abstraction library for interfacing EDA tools☆756Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,214Updated this week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- FPGA tool performance profiling☆106Feb 24, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Updated this week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated last week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- LiteX boards files☆471Mar 17, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,407Jan 5, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Experimental flows using nextpnr for Xilinx devices☆58Mar 13, 2026Updated last week
- Small footprint and configurable DRAM core☆480Mar 13, 2026Updated last week
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆131Oct 19, 2023Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆648Mar 11, 2026Updated 2 weeks ago