Documenting the Xilinx 7-series bit-stream format.
☆909Jun 5, 2025Updated last year
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆265Oct 11, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,744Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆313Updated this week
- Project X-Ray Database: XC7 Series☆77Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆465Aug 9, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Yosys Open SYnthesis Suite☆4,730Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,185Feb 26, 2026Updated 6 months ago
- Build Customized FPGA Implementations for Vivado☆385Updated this week
- FOSS Flow For FPGA☆448Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,720Aug 26, 2026Updated last week
- Build your hardware, easily!☆4,068Updated this week
- An abstraction library for interfacing EDA tools☆792Aug 12, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,261Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,078Aug 23, 2026Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆154Jul 19, 2026Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆688Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 7 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,142Updated this week
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SERV - The SErial RISC-V CPU☆1,879Aug 25, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆544Aug 5, 2026Updated 3 weeks ago
- VHDL synthesis (based on ghdl)☆368Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- LiteX boards files☆496Aug 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,241Updated this week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆95Jun 10, 2015Updated 11 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Aug 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- Small footprint and configurable DRAM core☆544Aug 6, 2026Updated 3 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆71Updated this week
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆684Aug 27, 2026Updated last week