Documenting the Xilinx 7-series bit-stream format.
☆897Jun 5, 2025Updated last year
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆260Oct 11, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆309Jun 27, 2026Updated last week
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated last month
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,174Feb 26, 2026Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆382Jun 27, 2026Updated last week
- FOSS Flow For FPGA☆441Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,668Updated this week
- Build your hardware, easily!☆3,969Updated this week
- An abstraction library for interfacing EDA tools☆774Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆153Feb 26, 2026Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 6 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,118Jun 27, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆93Jun 10, 2015Updated 11 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- VHDL synthesis (based on ghdl)☆367Jun 22, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- LiteX boards files☆490Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,423Jun 18, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆67Jun 9, 2026Updated 3 weeks ago
- Small footprint and configurable DRAM core☆520Jun 22, 2026Updated last week
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Cyclone V bitstream reverse-engineering project☆134Oct 19, 2023Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆670Jun 26, 2026Updated last week