Documenting the Xilinx 7-series bit-stream format.
☆924Jun 5, 2025Updated last year
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,773Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆318Oct 8, 2026Updated last week
- Project X-Ray Database: XC7 Series☆78Dec 14, 2021Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆473Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yosys Open SYnthesis Suite☆4,805Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,189Oct 5, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- Universal utility for programming FPGA☆1,755Oct 6, 2026Updated last week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Build your hardware, easily!☆4,156Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Sep 25, 2026Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,276Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated 3 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆89Feb 9, 2022Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,163Updated this week
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated 3 weeks ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- LiteX boards files☆503Updated this week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆96Jun 10, 2015Updated 11 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Torc: Tools for Open Reconfigurable Computing☆40Apr 12, 2017Updated 9 years ago
- Small footprint and configurable DRAM core☆563Updated this week
- FPGA Assembly (FASM) Parser and Generator☆104Jul 25, 2022Updated 4 years ago
- Archived - development continues at openXC7/nextpnr☆71Sep 25, 2026Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆694Oct 8, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago