Documenting the Xilinx 7-series bit-stream format.
☆851Jun 5, 2025Updated 9 months ago
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆254Oct 11, 2024Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Feb 25, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Universal utility for programming FPGA☆1,554Feb 26, 2026Updated last week
- FOSS Flow For FPGA☆425Jan 6, 2025Updated last year
- Build your hardware, easily!☆3,747Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,210Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,056Updated this week
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- LiteX boards files☆465Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆640Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Visual editor for open FPGA boards☆1,878Feb 16, 2026Updated 2 weeks ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆702Feb 23, 2026Updated last week