f4pga / prjxrayView external linksLinks
Documenting the Xilinx 7-series bit-stream format.
☆849Jun 5, 2025Updated 8 months ago
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below
Sorting:
- Experimental flows using nextpnr for Xilinx devices☆253Oct 11, 2024Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Feb 5, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,604Feb 6, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆442Oct 27, 2025Updated 3 months ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,272Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,129Sep 22, 2025Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- FOSS Flow For FPGA☆423Jan 6, 2025Updated last year
- Build your hardware, easily!☆3,722Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,196Feb 6, 2026Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆283Mar 27, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Jan 8, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,047Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Jan 26, 2026Updated 2 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,746Feb 3, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆488Feb 4, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Small footprint and configurable DRAM core☆468Updated this week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- VHDL synthesis (based on ghdl)☆355Jan 11, 2026Updated last month
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- LiteX boards files☆462Feb 6, 2026Updated last week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆631Feb 7, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Visual editor for open FPGA boards☆1,868Jan 1, 2026Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆697Updated this week
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago