Universal utility for programming FPGA
β1,615Apr 26, 2026Updated this week
Alternatives and similar repositories for openFPGALoader
Users that are interested in openFPGALoader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Apicula π: bitstream documentation for Gowin FPGAsβ660Apr 16, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route toolβ1,658Updated this week
- Build your hardware, easily!β3,851Updated this week
- A modern hardware definition language and toolchain based on Pythonβ1,998Apr 24, 2026Updated last week
- Yosys Open SYnthesis Suiteβ4,416Updated this week
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,410Feb 13, 2026Updated 2 months ago
- An abstraction library for interfacing EDA toolsβ762Updated this week
- LiteX boards filesβ478Apr 21, 2026Updated last week
- Experimental flows using nextpnr for Xilinx devicesβ254Oct 11, 2024Updated last year
- An Open-source FPGA IP Generatorβ1,087Updated this week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,451Updated this week
- Documenting the Xilinx 7-series bit-stream format.β872Jun 5, 2025Updated 10 months ago
- Learning FPGA, yosys, nextpnr, and RISC-Vβ3,486Nov 18, 2025Updated 5 months ago
- SERV - The SErial RISC-V CPUβ1,791Feb 19, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,412Apr 13, 2026Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.β454Feb 26, 2026Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)β1,154Feb 26, 2026Updated 2 months ago
- Send video/audio over HDMI on an FPGAβ1,265Feb 3, 2024Updated 2 years ago
- Visual editor for open FPGA boardsβ1,900Feb 16, 2026Updated 2 months ago
- Multi-platform nightly builds of open source FPGA toolsβ302Nov 3, 2021Updated 4 years ago
- Linux on LiteX-VexRiscvβ706Apr 22, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPUβ4,121Jun 27, 2024Updated last year
- Project F brings FPGAs to life with exciting open-source designs you can build on.β763Jan 28, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β716Apr 20, 2026Updated last week
- VHDL synthesis (based on ghdl)β358Mar 14, 2026Updated last month
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β2,042Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptorsβ93Nov 7, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementationβ3,125Feb 11, 2026Updated 2 months ago
- ECP5 breakout board in a feather physical formatβ527Nov 6, 2024Updated last year
- Example designs showing different ways to use F4PGA toolchains.β287Mar 27, 2024Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus moduleβ341Mar 31, 2026Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.β465Sep 13, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Python toolbox for building complex digital hardwareβ1,322Jan 5, 2026Updated 3 months ago
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boardsβ441Jun 20, 2025Updated 10 months ago
- CoreScoreβ175Nov 14, 2025Updated 5 months ago
- FOSS Flow For FPGAβ435Jan 6, 2025Updated last year
- Amaranth HDL framework for monitoring, hacking, and developing USB devicesβ1,103Aug 22, 2025Updated 8 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)β259Aug 21, 2023Updated 2 years ago
- Open source ecosystem for open FPGA boardsβ971Apr 24, 2026Updated last week