Universal utility for programming FPGA
β1,753Oct 6, 2026Updated this week
Alternatives and similar repositories for openFPGALoader
Users that are interested in openFPGALoader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Apicula π: bitstream documentation for Gowin FPGAsβ694Updated this week
- nextpnr portable FPGA place and route toolβ1,768Updated this week
- Build your hardware, easily!β4,152Updated this week
- A modern hardware definition language and toolchain based on Pythonβ2,104Sep 18, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suiteβ4,800Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,475Sep 25, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,754Updated this week
- An abstraction library for interfacing EDA toolsβ802Sep 15, 2026Updated 3 weeks ago
- LiteX boards filesβ503Updated this week
- Experimental flows using nextpnr for Xilinx devicesβ271Oct 11, 2024Updated 2 years ago
- An Open-source FPGA IP Generatorβ1,160Updated this week
- Documenting the Xilinx 7-series bit-stream format.β924Jun 5, 2025Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-Vβ3,728Nov 18, 2025Updated 10 months ago
- Documenting the Lattice ECP5 bit-stream format.β473Sep 20, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SERV - The SErial RISC-V CPUβ1,901Aug 25, 2026Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,432Sep 10, 2026Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)β1,189Updated this week
- Send video/audio over HDMI on an FPGAβ1,302Jul 13, 2026Updated 2 months ago
- Visual editor for open FPGA boardsβ1,944Aug 21, 2026Updated last month
- Multi-platform nightly builds of open source FPGA toolsβ306Nov 3, 2021Updated 4 years ago
- Linux on LiteX-VexRiscvβ743Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPUβ4,391Sep 7, 2026Updated last month
- VHDL synthesis (based on ghdl)β370Sep 20, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project F brings FPGAs to life with exciting open-source designs you can build on.β793Jan 28, 2026Updated 8 months ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiβ¦β751Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ3,283Sep 27, 2026Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptorsβ95Nov 7, 2024Updated last year
- ECP5 breakout board in a feather physical formatβ545Nov 6, 2024Updated last year
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β2,291Updated this week
- Example designs showing different ways to use F4PGA toolchains.β289Mar 27, 2024Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus moduleβ369Sep 15, 2026Updated 3 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.β477Sep 13, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- cocotb: Python-based chip (RTL) verificationβ2,538Updated this week
- A Python toolbox for building complex digital hardwareβ1,330Jan 5, 2026Updated 9 months ago
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boardsβ455Jun 20, 2025Updated last year
- Amaranth HDL framework for monitoring, hacking, and developing USB devicesβ1,140Aug 19, 2026Updated last month
- CoreScoreβ178Jun 9, 2026Updated 4 months ago
- FOSS Flow For FPGAβ451Jan 6, 2025Updated last year
- JTAG probe firmwareβ637Updated this week