Universal utility for programming FPGA
β1,664Jun 25, 2026Updated last week
Alternatives and similar repositories for openFPGALoader
Users that are interested in openFPGALoader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Apicula π: bitstream documentation for Gowin FPGAsβ670Jun 26, 2026Updated last week
- nextpnr portable FPGA place and route toolβ1,699Jun 21, 2026Updated last week
- Build your hardware, easily!β3,969Updated this week
- A modern hardware definition language and toolchain based on Pythonβ2,037May 25, 2026Updated last month
- Yosys Open SYnthesis Suiteβ4,553Updated this week
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,426Jun 17, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA toolsβ774Updated this week
- LiteX boards filesβ489Jun 25, 2026Updated last week
- Experimental flows using nextpnr for Xilinx devicesβ260Oct 11, 2024Updated last year
- An Open-source FPGA IP Generatorβ1,118Updated this week
- Multi-platform nightly builds of open source digital design and verification toolsβ1,554Updated this week
- Documenting the Xilinx 7-series bit-stream format.β897Jun 5, 2025Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-Vβ3,571Nov 18, 2025Updated 7 months ago
- SERV - The SErial RISC-V CPUβ1,822Jun 17, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,423Jun 18, 2026Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.β462May 9, 2026Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)β1,174Feb 26, 2026Updated 4 months ago
- Send video/audio over HDMI on an FPGAβ1,276Feb 3, 2024Updated 2 years ago
- Visual editor for open FPGA boardsβ1,914May 28, 2026Updated last month
- Multi-platform nightly builds of open source FPGA toolsβ306Nov 3, 2021Updated 4 years ago
- Linux on LiteX-VexRiscvβ723Jun 22, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPUβ4,233Jun 27, 2024Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler β¦β728Jun 25, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project F brings FPGAs to life with exciting open-source designs you can build on.β779Jan 28, 2026Updated 5 months ago
- VHDL synthesis (based on ghdl)β367Jun 22, 2026Updated last week
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β2,154Jun 16, 2026Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptorsβ94Nov 7, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementationβ3,177Feb 11, 2026Updated 4 months ago
- ECP5 breakout board in a feather physical formatβ534Nov 6, 2024Updated last year
- Example designs showing different ways to use F4PGA toolchains.β288Mar 27, 2024Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus moduleβ347Jun 10, 2026Updated 3 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.β468Sep 13, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cocotb: Python-based chip (RTL) verificationβ2,422Jun 24, 2026Updated last week
- A Python toolbox for building complex digital hardwareβ1,328Jan 5, 2026Updated 5 months ago
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boardsβ446Jun 20, 2025Updated last year
- CoreScoreβ176Jun 9, 2026Updated 3 weeks ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devicesβ1,125Jun 4, 2026Updated 3 weeks ago
- FOSS Flow For FPGAβ441Jan 6, 2025Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)β259Aug 21, 2023Updated 2 years ago