trabucayre / openFPGALoaderLinks
Universal utility for programming FPGA
☆1,390Updated 2 weeks ago
Alternatives and similar repositories for openFPGALoader
Users that are interested in openFPGALoader are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source digital design and verification tools☆1,142Updated this week
- nextpnr portable FPGA place and route tool☆1,494Updated this week
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆583Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆718Updated 7 months ago
- An Open-source FPGA IP Generator☆984Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,836Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,088Updated 2 months ago
- Linux on LiteX-VexRiscv☆655Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆820Updated 2 months ago
- Open source ecosystem for open FPGA boards☆881Updated this week
- Open Logic FPGA Standard Library☆737Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆816Updated 2 months ago
- Send video/audio over HDMI on an FPGA☆1,197Updated last year
- Build your hardware, easily!☆3,466Updated this week
- cocotb: Python-based chip (RTL) verification☆2,065Updated this week
- A Python toolbox for building complex digital hardware☆1,301Updated 2 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆673Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,762Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,849Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆635Updated 3 weeks ago
- LiteX boards files☆426Updated 3 weeks ago
- FOSS Flow For FPGA☆402Updated 7 months ago
- Scala based HDL☆1,840Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆929Updated 9 months ago
- Small footprint and configurable PCIe core☆575Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated this week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month