trabucayre / openFPGALoader
Universal utility for programming FPGA
☆1,281Updated this week
Alternatives and similar repositories for openFPGALoader:
Users that are interested in openFPGALoader are comparing it to the libraries listed below
- Multi-platform nightly builds of open source digital design and verification tools☆984Updated this week
- SERV - The SErial RISC-V CPU☆1,504Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,402Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆631Updated last month
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆541Updated last week
- Linux on LiteX-VexRiscv☆616Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,252Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,041Updated last month
- A Python toolbox for building complex digital hardware☆1,258Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆790Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,698Updated this week
- An Open-source FPGA IP Generator☆882Updated this week
- LiteX boards files☆394Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆420Updated 6 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆633Updated this week
- FOSS Flow For FPGA☆376Updated 2 months ago
- iCESugar FPGA Board (base on iCE40UP5k)☆377Updated 4 months ago
- Small footprint and configurable PCIe core☆523Updated last week
- Various HDL (Verilog) IP Cores☆751Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,694Updated last month
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆724Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- Build your hardware, easily!☆3,201Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆764Updated last week
- Open source ecosystem for open FPGA boards☆826Updated last week
- cocotb: Python-based chip (RTL) verification☆1,917Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,491Updated 3 weeks ago
- Send video/audio over HDMI on an FPGA☆1,142Updated last year
- Small footprint and configurable DRAM core☆400Updated 2 months ago