Alternatives and similar repositories for openFPGALoader

Users that are interested in openFPGALoader are comparing it to the libraries listed below

• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,119Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,483Updated this week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆574Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,617Updated 2 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,823Updated this week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆709Updated 6 months ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,086Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,318Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆964Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆816Updated last month
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆654Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆876Updated this week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆699Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆809Updated last month
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆667Updated 2 weeks ago
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆815Updated 5 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆653Updated last month
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆566Updated 2 weeks ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆421Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,595Updated last week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,429Updated this week
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,185Updated last year
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,833Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆628Updated last week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,295Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆823Updated 4 years ago
• Digilent / vivado-boards
  ☆452Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆784Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆672Updated 2 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,603Updated last year