trabucayre / openFPGALoader
Universal utility for programming FPGA
☆1,264Updated this week
Alternatives and similar repositories for openFPGALoader:
Users that are interested in openFPGALoader are comparing it to the libraries listed below
- nextpnr portable FPGA place and route tool☆1,377Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆952Updated this week
- SERV - The SErial RISC-V CPU☆1,479Updated 2 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆623Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆531Updated this week
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,669Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,031Updated last week
- Linux on LiteX-VexRiscv☆610Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,239Updated this week
- An Open-source FPGA IP Generator☆870Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,274Updated 7 months ago
- Small footprint and configurable PCIe core☆501Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆781Updated this week
- Scala based HDL☆1,719Updated this week
- A Python toolbox for building complex digital hardware☆1,249Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆639Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,659Updated this week
- SystemVerilog to Verilog conversion☆588Updated 2 months ago
- Open source ecosystem for open FPGA boards☆818Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆758Updated last week
- A huge VHDL library for FPGA development☆372Updated this week
- Hardware Description Languages☆997Updated last week
- Small footprint and configurable DRAM core☆390Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆625Updated this week
- Various HDL (Verilog) IP Cores☆734Updated 3 years ago
- Bus bridges and other odds and ends☆518Updated last week
- FOSS Flow For FPGA☆369Updated last month
- A modern hardware definition language and toolchain based on Python☆1,631Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆568Updated 4 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆411Updated 5 months ago