Universal utility for programming FPGA
β1,689Jul 14, 2026Updated last week
Alternatives and similar repositories for openFPGALoader
Users that are interested in openFPGALoader are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project Apicula π: bitstream documentation for Gowin FPGAsβ679Jul 10, 2026Updated last week
- nextpnr portable FPGA place and route toolβ1,711Updated this week
- Build your hardware, easily!β4,000Updated this week
- A modern hardware definition language and toolchain based on Pythonβ2,054Jul 16, 2026Updated last week
- Yosys Open SYnthesis Suiteβ4,617Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC developmentβ1,438Jul 2, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification toolsβ1,602Updated this week
- An abstraction library for interfacing EDA toolsβ781Jul 2, 2026Updated 3 weeks ago
- LiteX boards filesβ491Updated this week
- Experimental flows using nextpnr for Xilinx devicesβ261Oct 11, 2024Updated last year
- An Open-source FPGA IP Generatorβ1,126Updated this week
- Documenting the Xilinx 7-series bit-stream format.β903Jun 5, 2025Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-Vβ3,605Nov 18, 2025Updated 8 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and piβ¦β1,427Jun 18, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SERV - The SErial RISC-V CPUβ1,833Jul 10, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.β463May 9, 2026Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)β1,179Feb 26, 2026Updated 4 months ago
- Send video/audio over HDMI on an FPGAβ1,285Jul 13, 2026Updated last week
- Visual editor for open FPGA boardsβ1,916Jul 8, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA toolsβ306Nov 3, 2021Updated 4 years ago
- Linux on LiteX-VexRiscvβ728Jun 22, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPUβ4,274Jun 27, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)β369Jun 22, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient β’ AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Project F brings FPGAs to life with exciting open-source designs you can build on.β784Jan 28, 2026Updated 5 months ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiβ¦β737Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptorsβ95Nov 7, 2024Updated last year
- π₯οΈ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independeβ¦β2,186Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementationβ3,198Feb 11, 2026Updated 5 months ago
- ECP5 breakout board in a feather physical formatβ534Nov 6, 2024Updated last year
- Example designs showing different ways to use F4PGA toolchains.β290Mar 27, 2024Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus moduleβ351Jun 10, 2026Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.β468Sep 13, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting β’ AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Python toolbox for building complex digital hardwareβ1,329Jan 5, 2026Updated 6 months ago
- cocotb: Python-based chip (RTL) verificationβ2,450Updated this week
- NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boardsβ447Jun 20, 2025Updated last year
- CoreScoreβ178Jun 9, 2026Updated last month
- FOSS Flow For FPGAβ446Jan 6, 2025Updated last year
- Amaranth HDL framework for monitoring, hacking, and developing USB devicesβ1,127Jun 4, 2026Updated last month
- Open source ecosystem for open FPGA boardsβ994Updated this week