Alternatives and similar repositories for openFPGALoader

Users that are interested in openFPGALoader are comparing it to the libraries listed below

• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,325Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,593Updated last week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆616Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆741Updated 11 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,726Updated last week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,128Updated 3 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,958Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,682Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆943Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,381Updated 3 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆842Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆677Updated 2 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆846Updated 7 months ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,235Updated last year
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,039Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,320Updated last week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,885Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆695Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆890Updated 2 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆459Updated last year
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆653Updated last week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆842Updated 5 years ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆681Updated 4 years ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,979Updated last month
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆436Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆693Updated last month
• litex-hub / litex-boards
  LiteX boards files
  ☆455Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,218Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,500Updated last month
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆682Updated last month