YosysHQ / nextpnrView external linksLinks
nextpnr portable FPGA place and route tool
☆1,612Updated this week
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Yosys Open SYnthesis Suite☆4,286Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,130Sep 22, 2025Updated 4 months ago
- Documenting the Lattice ECP5 bit-stream format.☆444Oct 27, 2025Updated 3 months ago
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆253Oct 11, 2024Updated last year
- Universal utility for programming FPGA☆1,546Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Build your hardware, easily!☆3,722Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆633Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- Visual editor for open FPGA boards☆1,868Jan 1, 2026Updated last month
- Open source ecosystem for open FPGA boards☆950Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Jan 8, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- VHDL synthesis (based on ghdl)☆355Jan 11, 2026Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,351Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Feb 5, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- An abstraction library for interfacing EDA tools☆750Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- FOSS Flow For FPGA☆423Jan 6, 2025Updated last year
- An Open-source FPGA IP Generator☆1,050Updated this week
- Small and low cost FPGA educational and development board☆647Feb 10, 2025Updated last year
- PCB for ULX3S FPGA R&D board☆422Apr 27, 2025Updated 9 months ago
- Linux on LiteX-VexRiscv☆685Dec 29, 2025Updated last month
- Icarus Verilog☆3,324Feb 9, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- draws an SVG schematic from a JSON netlist☆763Jan 25, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Small footprint and configurable DRAM core☆468Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- VHDL 2008/93/87 simulator☆2,752Updated this week