YosysHQ / nextpnrLinks
nextpnr portable FPGA place and route tool
☆1,483Updated this week
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,086Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,318Updated last month
- Universal utility for programming FPGA☆1,377Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆816Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,617Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,119Updated this week
- A Python toolbox for building complex digital hardware☆1,295Updated last month
- Yosys Open SYnthesis Suite☆3,967Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,128Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆676Updated 3 years ago
- Open source ecosystem for open FPGA boards☆876Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆784Updated this week
- cocotb: Python-based chip (RTL) verification☆2,052Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆712Updated 6 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,823Updated this week
- An Open-source FPGA IP Generator☆972Updated this week
- Linux on LiteX-VexRiscv☆654Updated last month
- VHDL compiler and simulator☆721Updated this week
- A small, light weight, RISC CPU soft core☆1,438Updated 6 months ago
- An abstraction library for interfacing EDA tools☆705Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,600Updated last week
- A modern hardware definition language and toolchain based on Python☆1,737Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- An open-source static random access memory (SRAM) compiler.☆928Updated last month
- Scala based HDL☆1,833Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆667Updated 2 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆809Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,842Updated last month
- SystemVerilog to Verilog conversion☆653Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,546Updated 3 weeks ago