YosysHQ / nextpnrLinks
nextpnr portable FPGA place and route tool
☆1,532Updated last week
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,099Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,352Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- Yosys Open SYnthesis Suite☆4,088Updated this week
- SERV - The SErial RISC-V CPU☆1,661Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,308Updated 3 weeks ago
- Universal utility for programming FPGA☆1,450Updated 3 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,882Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- VHDL compiler and simulator☆745Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,153Updated this week
- Open source ecosystem for open FPGA boards☆901Updated this week
- cocotb: Python-based chip (RTL) verification☆2,117Updated last week
- An Open-source FPGA IP Generator☆1,011Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆428Updated last month
- A modern hardware definition language and toolchain based on Python☆1,824Updated last week
- An abstraction library for interfacing EDA tools☆718Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆792Updated 2 months ago
- Modular hardware build system☆1,097Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,611Updated last month
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- Linux on LiteX-VexRiscv☆666Updated last month
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆853Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆957Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year