Alternatives and similar repositories for nextpnr

Users that are interested in nextpnr are comparing it to the libraries listed below

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,072Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,300Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,881Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,081Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,362Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,604Updated 2 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆803Updated 2 weeks ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,282Updated 2 weeks ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆672Updated 3 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆417Updated last month
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆789Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,009Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆642Updated 3 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,803Updated 2 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆696Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆911Updated 2 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆922Updated last week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆861Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,714Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,801Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆642Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,420Updated 4 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,112Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆705Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,303Updated last year
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆667Updated 3 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆435Updated 9 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,568Updated 2 weeks ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆457Updated last week