nextpnr portable FPGA place and route tool
☆1,790Nov 8, 2026Updated this week
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,877Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,193Nov 2, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆477Oct 31, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆930Jun 5, 2025Updated last year
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal utility for programming FPGA☆1,787Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆708Updated this week
- Place and route tool for FPGAs☆423Jul 28, 2019Updated 7 years ago
- Build your hardware, easily!☆4,195Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,283Updated this week
- A modern hardware definition language and toolchain based on Python☆2,126Sep 18, 2026Updated last month
- Visual editor for open FPGA boards☆1,948Oct 18, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆566Nov 2, 2026Updated last week
- Open source ecosystem for open FPGA boards☆1,025Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Multi-platform nightly builds of open source digital design and verification tools☆1,813Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,396Sep 7, 2026Updated 2 months ago
- VHDL synthesis (based on ghdl)☆370Nov 2, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆4,067Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆690Jan 8, 2022Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,920Aug 25, 2026Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,305Oct 13, 2026Updated 3 weeks ago
- FOSS Flow For FPGA☆455Jan 6, 2025Updated last year
- Icarus Verilog☆3,726Updated this week
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 10 months ago
- An Open-source FPGA IP Generator☆1,167Updated this week
- VHDL 2008/93/87 simulator☆2,920Updated this week
- Small and low cost FPGA educational and development board☆678May 24, 2026Updated 5 months ago
- An abstraction library for interfacing EDA tools☆806Sep 15, 2026Updated last month
- draws an SVG schematic from a JSON netlist☆840Jan 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linux on LiteX-VexRiscv☆750Nov 3, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆397Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆2,000Mar 25, 2026Updated 7 months ago
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,570Updated this week
Are these results useful?