YosysHQ / nextpnrLinks
nextpnr portable FPGA place and route tool
☆1,444Updated this week
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,064Updated this week
- A Python toolbox for building complex digital hardware☆1,275Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- Universal utility for programming FPGA☆1,344Updated this week
- Yosys Open SYnthesis Suite☆3,848Updated this week
- A small, light weight, RISC CPU soft core☆1,410Updated 3 months ago
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆1,993Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆415Updated last month
- An Open-source FPGA IP Generator☆915Updated this week
- Modular hardware build system☆998Updated this week
- A modern hardware definition language and toolchain based on Python☆1,704Updated 2 weeks ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,774Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆775Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 2 weeks ago
- Build your hardware, easily!☆3,333Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- Scala based HDL☆1,794Updated this week
- VHDL compiler and simulator☆696Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆657Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆782Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- Open source ecosystem for open FPGA boards☆849Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆641Updated 4 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆554Updated this week
- An open-source static random access memory (SRAM) compiler.☆906Updated 2 months ago