YosysHQ / nextpnrLinks
nextpnr portable FPGA place and route tool
☆1,459Updated this week
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,072Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated this week
- Yosys Open SYnthesis Suite☆3,881Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,081Updated this week
- Universal utility for programming FPGA☆1,362Updated this week
- SERV - The SErial RISC-V CPU☆1,604Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,282Updated 2 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆789Updated this week
- cocotb: Python-based chip (RTL) verification☆2,009Updated last week
- Linux on LiteX-VexRiscv☆642Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,803Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆696Updated last week
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- An Open-source FPGA IP Generator☆922Updated last week
- Open source ecosystem for open FPGA boards☆861Updated this week
- A modern hardware definition language and toolchain based on Python☆1,714Updated this week
- Scala based HDL☆1,801Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆642Updated 5 months ago
- SystemVerilog to Verilog conversion☆639Updated last month
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,112Updated this week
- VHDL compiler and simulator☆705Updated this week
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated last week