Alternatives and similar repositories for nextpnr

Users that are interested in nextpnr are comparing it to the libraries listed below

• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,128Updated 3 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,733Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,325Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,516Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,383Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆846Updated 7 months ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,320Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,234Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,885Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,500Updated last month
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,958Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆678Updated 2 weeks ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆681Updated 4 years ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆741Updated 11 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,218Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,118Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,039Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,979Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆943Updated last week
• nickg / nvc
  VHDL compiler and simulator
  ☆769Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆436Updated 2 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,190Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆810Updated last week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆679Updated 6 months ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,670Updated 4 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,735Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆739Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,682Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,909Updated last week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,096Updated 6 months ago