lnis-uofu / OpenFPGALinks
An Open-source FPGA IP Generator
☆1,011Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below
Sorting:
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆956Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- Open Logic FPGA Standard Library☆802Updated last week
- Various HDL (Verilog) IP Cores☆839Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- VeeR EH1 core☆901Updated 2 years ago
- Common SystemVerilog components☆665Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- Bus bridges and other odds and ends☆593Updated 6 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- An abstraction library for interfacing EDA tools☆716Updated last week
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆834Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆658Updated last month
- 32-bit Superscalar RISC-V CPU☆1,106Updated 4 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- Modular hardware build system☆1,093Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- FOSS Flow For FPGA☆409Updated 9 months ago
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- Verilog PCI express components☆1,446Updated last year