An Open-source FPGA IP Generator
☆1,062Mar 20, 2026Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆223Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A list of resources related to the open-source FPGA projects☆446Nov 26, 2022Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Universal utility for programming FPGA☆1,576Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Modular hardware build system☆1,131Updated this week
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Build your hardware, easily!☆3,787Updated this week
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- Common SystemVerilog components☆728Updated this week
- FOSS Flow For FPGA☆426Jan 6, 2025Updated last year
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,458Oct 28, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- OpenSTA engine☆555Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,507Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- Verilog Ethernet components for FPGA implementation☆2,891Feb 27, 2025Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,427Nov 18, 2025Updated 4 months ago
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year