An Open-source FPGA IP Generator
☆1,056Feb 28, 2026Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆218Feb 23, 2026Updated last week
- A list of resources related to the open-source FPGA projects☆442Nov 26, 2022Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Universal utility for programming FPGA☆1,554Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Modular hardware build system☆1,130Updated this week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Common SystemVerilog components☆713Updated this week
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Build your hardware, easily!☆3,739Updated this week
- FOSS Flow For FPGA☆425Jan 6, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,438Oct 28, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- OpenSTA engine☆552Updated this week
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week