An Open-source FPGA IP Generator
☆1,132Aug 11, 2026Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆154Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,895Mar 25, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆786Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆282Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- A list of resources related to the open-source FPGA projects☆461Nov 26, 2022Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,662Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,115Jul 18, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Universal utility for programming FPGA☆1,704Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated 2 weeks ago
- Modular hardware build system☆1,198Updated this week
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- nextpnr portable FPGA place and route tool☆1,723Updated this week
- Build Customized FPGA Implementations for Vivado☆383Jul 30, 2026Updated last week
- Build your hardware, easily!☆4,039Updated this week
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- Common SystemVerilog components☆781Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,647Jul 21, 2026Updated 3 weeks ago
- FOSS Flow For FPGA☆447Jan 6, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆905Jun 5, 2025Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆309Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Aug 5, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- OpenSTA engine☆601Jul 31, 2026Updated last week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,961Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,058Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,838Updated this week
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,353Jul 29, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,638Nov 18, 2025Updated 8 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year