An Open-source FPGA IP Generator
☆1,160Oct 9, 2026Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,964Mar 25, 2026Updated 6 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆304Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A list of resources related to the open-source FPGA projects☆466Nov 26, 2022Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,800Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,152Oct 2, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- Universal utility for programming FPGA☆1,753Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Modular hardware build system☆1,230Updated this week
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Build your hardware, easily!☆4,152Updated this week
- nextpnr portable FPGA place and route tool☆1,768Updated this week
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- IDEA project source files☆115Apr 15, 2026Updated 5 months ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,745Jul 21, 2026Updated 2 months ago
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆318Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,718Sep 24, 2026Updated 2 weeks ago
- OpenSTA engine☆625Sep 28, 2026Updated 2 weeks ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,163Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,122Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,006Updated this week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,728Nov 18, 2025Updated 10 months ago