An Open-source FPGA IP Generator
☆1,099May 15, 2026Updated last week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated last month
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆259Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- A list of resources related to the open-source FPGA projects☆455Nov 26, 2022Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,443May 15, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,060May 15, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- Universal utility for programming FPGA☆1,635Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Modular hardware build system☆1,158Updated this week
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- Build your hardware, easily!☆3,884Updated this week
- Build Customized FPGA Implementations for Vivado☆375May 16, 2026Updated last week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- IDEA project source files☆112Apr 15, 2026Updated last month
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- Common SystemVerilog components☆751Updated this week
- FOSS Flow For FPGA☆437Jan 6, 2025Updated last year
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,524Oct 28, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆883Jun 5, 2025Updated 11 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306May 14, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,371May 15, 2026Updated last week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,679Updated this week
- OpenSTA engine☆582May 13, 2026Updated last week
- Verilog Ethernet components for FPGA implementation☆2,959Feb 27, 2025Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,517Nov 18, 2025Updated 6 months ago