Alternatives and similar repositories for OpenFPGA

Users that are interested in OpenFPGA are comparing it to the libraries listed below

• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆919Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆645Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆634Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆818Updated 4 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,319Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,307Updated 3 weeks ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,086Updated last month
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,116Updated this week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆503Updated 7 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆572Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆699Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆585Updated last month
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆624Updated 3 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆693Updated 5 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆711Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆668Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆394Updated 6 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆510Updated 5 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,025Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,044Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,309Updated last year
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆582Updated 7 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,053Updated 3 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆668Updated last week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,581Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,377Updated last year
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆333Updated 4 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆416Updated 2 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,611Updated last month