An Open-source FPGA IP Generator
☆1,079Apr 11, 2026Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆148Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆241Updated this week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A list of resources related to the open-source FPGA projects☆448Nov 26, 2022Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,397Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,036Mar 12, 2026Updated last month
- Universal utility for programming FPGA☆1,590Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Modular hardware build system☆1,142Updated this week
- nextpnr portable FPGA place and route tool☆1,647Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- Build your hardware, easily!☆3,817Apr 2, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆365Updated this week
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- Common SystemVerilog components☆733Updated this week
- FOSS Flow For FPGA☆431Jan 6, 2025Updated last year
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,479Oct 28, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documenting the Xilinx 7-series bit-stream format.☆869Jun 5, 2025Updated 10 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆305Updated this week
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- OpenSTA engine☆564Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,564Updated this week
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,462Nov 18, 2025Updated 4 months ago
- Verilog PCI express components☆1,568Apr 26, 2024Updated last year