An Open-source FPGA IP Generator
☆1,141Aug 31, 2026Updated this week
Alternatives and similar repositories for OpenFPGA
Users that are interested in OpenFPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,259Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,922Mar 25, 2026Updated 5 months ago
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆286Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated 2 years ago
- A list of resources related to the open-source FPGA projects☆463Nov 26, 2022Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,721Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,123Aug 16, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- Universal utility for programming FPGA☆1,718Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆473Updated this week
- Modular hardware build system☆1,204Updated this week
- SERV - The SErial RISC-V CPU☆1,875Aug 25, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- nextpnr portable FPGA place and route tool☆1,740Updated this week
- Build Customized FPGA Implementations for Vivado☆385Updated this week
- Build your hardware, easily!☆4,064Updated this week
- IDEA project source files☆115Apr 15, 2026Updated 4 months ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,678Jul 21, 2026Updated last month
- FOSS Flow For FPGA☆448Jan 6, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆313Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,672Updated this week
- cocotb: Python-based chip (RTL) verification☆2,487Updated this week
- OpenSTA engine☆612Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,041Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,078Feb 27, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,890Updated this week
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,371Aug 19, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,659Nov 18, 2025Updated 9 months ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year