Documenting the Lattice ECP5 bit-stream format.
☆448Feb 26, 2026Updated last month
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,636Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,138Feb 26, 2026Updated last month
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,348Mar 20, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ECP5 breakout board in a feather physical format☆524Nov 6, 2024Updated last year
- PCB for ULX3S FPGA R&D board☆426Apr 27, 2025Updated 11 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Universal utility for programming FPGA☆1,582Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆648Mar 11, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- Build your hardware, easily!☆3,787Updated this week
- Visual editor for open FPGA boards☆1,882Feb 16, 2026Updated last month
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Updated this week
- A Python toolbox for building complex digital hardware☆1,321Jan 5, 2026Updated 2 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆93Nov 7, 2024Updated last year
- LiteX boards files☆471Mar 17, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Mar 17, 2026Updated last week
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 4 years ago
- FPGA USB stack written in LiteX☆133Jun 5, 2022Updated 3 years ago
- Small and low cost FPGA educational and development board☆668Feb 10, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An open source USB bootloader for FPGAs☆397Sep 15, 2023Updated 2 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Jun 2, 2019Updated 6 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆59May 26, 2023Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆418Updated this week