YosysHQ / prjtrellis
Documenting the Lattice ECP5 bit-stream format.
☆410Updated 2 months ago
Alternatives and similar repositories for prjtrellis:
Users that are interested in prjtrellis are comparing it to the libraries listed below
- VHDL synthesis (based on ghdl)☆326Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆790Updated this week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 11 months ago
- Small footprint and configurable DRAM core☆400Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆228Updated 5 months ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- An open source USB bootloader for FPGAs☆361Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- PCB for ULX3S FPGA R&D board☆386Updated last year
- FOSS Flow For FPGA☆376Updated 2 months ago
- Linux on LiteX-VexRiscv☆616Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆321Updated this week
- LiteX boards files☆394Updated 2 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,402Updated this week
- Small footprint and configurable Ethernet core☆223Updated 2 weeks ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆201Updated 3 years ago
- A 32-bit RISC-V soft processor☆309Updated last month
- A tutorial for using nmigen☆310Updated 4 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆216Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆429Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆633Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆541Updated last week
- Small and low cost FPGA educational and development board☆589Updated last month
- ECP5 breakout board in a feather physical format☆497Updated 4 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆248Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,041Updated last month
- VHDL library 4 FPGAs☆175Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆420Updated 6 months ago