Documenting the Lattice ECP5 bit-stream format.
☆457May 1, 2026Updated last week
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,663Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,157Feb 26, 2026Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆875Jun 5, 2025Updated 11 months ago
- Yosys Open SYnthesis Suite☆4,423Apr 30, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ECP5 breakout board in a feather physical format☆527Nov 6, 2024Updated last year
- PCB for ULX3S FPGA R&D board☆430Apr 27, 2025Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 7 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Universal utility for programming FPGA☆1,621Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆659Apr 16, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆302Nov 3, 2021Updated 4 years ago
- Build your hardware, easily!☆3,863Updated this week
- Visual editor for open FPGA boards☆1,905Feb 16, 2026Updated 2 months ago
- Project Trellis database☆14Sep 15, 2025Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆507Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Documenting the Anlogic FPGA bit-stream format.☆89Dec 25, 2022Updated 3 years ago
- LiteX boards files☆481Apr 29, 2026Updated last week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆93Nov 7, 2024Updated last year
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306Apr 29, 2026Updated last week
- ☆12Jun 4, 2021Updated 4 years ago
- FPGA USB stack written in LiteX☆135Jun 5, 2022Updated 3 years ago
- Small and low cost FPGA educational and development board☆670Feb 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open source USB bootloader for FPGAs☆398Sep 15, 2023Updated 2 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Jun 2, 2019Updated 6 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆258Oct 11, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆59May 26, 2023Updated 2 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆341Mar 31, 2026Updated last month