Documenting the Lattice ECP5 bit-stream format.
☆447Feb 26, 2026Updated last week
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 9 months ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- PCB for ULX3S FPGA R&D board☆423Apr 27, 2025Updated 10 months ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆640Feb 28, 2026Updated last week
- Universal utility for programming FPGA☆1,562Updated this week
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Build your hardware, easily!☆3,747Updated this week
- Visual editor for open FPGA boards☆1,878Feb 16, 2026Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Nov 7, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- LiteX boards files☆468Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- FPGA USB stack written in LiteX☆132Jun 5, 2022Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Bootloader for Fomu☆105Dec 31, 2022Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Feb 25, 2026Updated last week
- Linux on LiteX-VexRiscv☆689Feb 16, 2026Updated 2 weeks ago
- Small and low cost FPGA educational and development board☆667Feb 10, 2025Updated last year
- An open source USB bootloader for FPGAs☆395Sep 15, 2023Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆417Feb 20, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- current focus on Colorlight i5 and i9 & i9plus module☆335Jan 6, 2026Updated 2 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago