YosysHQ / prjtrellisLinks
Documenting the Lattice ECP5 bit-stream format.
☆436Updated 2 months ago
Alternatives and similar repositories for prjtrellis
Users that are interested in prjtrellis are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- VHDL synthesis (based on ghdl)☆354Updated last week
- PCB for ULX3S FPGA R&D board☆417Updated 8 months ago
- Documenting the Xilinx 7-series bit-stream format.☆844Updated 7 months ago
- An open source USB bootloader for FPGAs☆390Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- Small footprint and configurable DRAM core☆462Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year
- A tutorial for using nmigen☆312Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆299Updated this week
- FOSS Flow For FPGA☆417Updated last year
- Small footprint and configurable Ethernet core☆272Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- A 32-bit RISC-V soft processor☆319Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆339Updated 3 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- Linux on LiteX-VexRiscv☆676Updated last week
- LiteX boards files☆452Updated this week
- ECP5 breakout board in a feather physical format☆514Updated last year
- Place and route tool for FPGAs☆423Updated 6 years ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 3 weeks ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆206Updated 4 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆613Updated this week
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆263Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,124Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆483Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆414Updated 2 months ago
- A simple, basic, formally verified UART controller☆320Updated last year