A modern hardware definition language and toolchain based on Python
☆1,914Feb 28, 2026Updated this week
Alternatives and similar repositories for amaranth
Users that are interested in amaranth are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Build your hardware, easily!☆3,747Updated this week
- Board definitions for Amaranth HDL☆124Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Scots Army Knife for electronics☆2,132Updated this week
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- System on Chip toolkit for Amaranth HDL☆100Feb 24, 2026Updated last week
- Universal utility for programming FPGA☆1,554Feb 26, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,093Aug 22, 2025Updated 6 months ago
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,416Nov 18, 2025Updated 3 months ago
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 9 months ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- LiteX boards files☆465Updated this week
- Modular hardware build system☆1,131Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Feb 26, 2026Updated last week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆702Feb 23, 2026Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Visual editor for open FPGA boards☆1,877Feb 16, 2026Updated 2 weeks ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,056Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆640Updated this week