amaranth-lang / amaranthLinks
A modern hardware definition language and toolchain based on Python
☆1,875Updated 2 weeks ago
Alternatives and similar repositories for amaranth
Users that are interested in amaranth are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,589Updated last week
- A Python toolbox for building complex digital hardware☆1,320Updated this week
- Universal utility for programming FPGA☆1,510Updated this week
- SERV - The SErial RISC-V CPU☆1,723Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,301Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,122Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,393Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆844Updated 7 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,943Updated this week
- Modular hardware build system☆1,116Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,380Updated 2 weeks ago
- Open source ecosystem for open FPGA boards☆940Updated this week
- Build your hardware, easily!☆3,660Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆693Updated last week
- Linux on LiteX-VexRiscv☆676Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆739Updated 11 months ago
- VHDL compiler and simulator☆761Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆436Updated 2 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆611Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,961Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,209Updated this week
- The MyHDL development repository☆1,107Updated 8 months ago
- FOSS Flow For FPGA☆417Updated last year
- ECP5 breakout board in a feather physical format☆514Updated last year
- An Open-source FPGA IP Generator☆1,034Updated this week
- Scala based HDL☆1,901Updated this week
- Hardware Description Languages☆1,089Updated 5 months ago
- Bluespec Compiler (BSC)☆1,071Updated last week
- A small, light weight, RISC CPU soft core☆1,494Updated 3 weeks ago