amaranth-lang / amaranthLinks
A modern hardware definition language and toolchain based on Python
☆1,862Updated last week
Alternatives and similar repositories for amaranth
Users that are interested in amaranth are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,569Updated this week
- A Python toolbox for building complex digital hardware☆1,316Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,267Updated this week
- SERV - The SErial RISC-V CPU☆1,704Updated last month
- Universal utility for programming FPGA☆1,487Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,110Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,371Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆840Updated 6 months ago
- Build your hardware, easily!☆3,634Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,927Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,390Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆734Updated 10 months ago
- Modular hardware build system☆1,109Updated last week
- Open source ecosystem for open FPGA boards☆928Updated this week
- Linux on LiteX-VexRiscv☆667Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆689Updated last week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆603Updated last week
- 3-stage RV32IMACZb* processor with debug☆965Updated last week
- VHDL compiler and simulator☆757Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆433Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,939Updated this week
- FOSS Flow For FPGA☆415Updated 11 months ago
- Scala based HDL☆1,891Updated last week
- cocotb: Python-based chip (RTL) verification☆2,175Updated this week
- An Open-source FPGA IP Generator☆1,025Updated this week
- Send video/audio over HDMI on an FPGA☆1,228Updated last year
- The MyHDL development repository☆1,102Updated 8 months ago
- Yosys Open SYnthesis Suite☆4,174Updated this week
- A tutorial for using nmigen☆312Updated 4 years ago