amaranth-lang / amaranth
A modern hardware definition language and toolchain based on Python
☆1,580Updated this week
Related projects ⓘ
Alternatives and complementary repositories for amaranth
- nextpnr portable FPGA place and route tool☆1,314Updated 3 weeks ago
- Universal utility for programming FPGA☆1,218Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆661Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,230Updated last month
- SERV - The SErial RISC-V CPU☆1,442Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆858Updated this week
- Build your hardware, easily!☆3,013Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆602Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,206Updated 2 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,002Updated 3 months ago
- Documenting the Xilinx 7-series bit-stream format.☆774Updated this week
- Yosys Open SYnthesis Suite☆3,495Updated this week
- Modular hardware build system☆862Updated this week
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,305Updated last month
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,597Updated last week
- Scala based HDL☆1,669Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,514Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆2,565Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated 3 weeks ago
- Open source ecosystem for open FPGA boards☆801Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- VHDL compiler and simulator☆636Updated this week
- The MyHDL development repository☆1,047Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,304Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,155Updated 4 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆493Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆742Updated this week
- FOSS Flow For FPGA☆361Updated last month
- cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python☆1,814Updated this week