amaranth-lang / amaranthLinks
A modern hardware definition language and toolchain based on Python
☆1,889Updated this week
Alternatives and similar repositories for amaranth
Users that are interested in amaranth are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆682Updated 4 years ago
- A Python toolbox for building complex digital hardware☆1,320Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,740Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,598Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,969Updated this week
- Universal utility for programming FPGA☆1,529Updated this week
- Build your hardware, easily!☆3,692Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,394Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,330Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆847Updated 7 months ago
- Modular hardware build system☆1,122Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,128Updated 4 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆695Updated last week
- Linux on LiteX-VexRiscv☆678Updated 3 weeks ago
- Open source ecosystem for open FPGA boards☆947Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆625Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆437Updated 3 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆744Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,987Updated last month
- cocotb: Python-based chip (RTL) verification☆2,224Updated last week
- An Open-source FPGA IP Generator☆1,040Updated this week
- 3-stage RV32IMACZb* processor with debug☆992Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,746Updated this week
- Scala based HDL☆1,910Updated this week
- A small, light weight, RISC CPU soft core☆1,502Updated last month
- VHDL compiler and simulator☆770Updated this week
- FOSS Flow For FPGA☆422Updated last year
- An abstraction library for interfacing EDA tools☆745Updated this week
- A tutorial for using nmigen☆313Updated 4 years ago