Alternatives and similar repositories for amaranth:

Users that are interested in amaranth are comparing it to the libraries listed below

• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆670Updated 3 years ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,421Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,269Updated 2 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,274Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,564Updated last month
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,309Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,025Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,754Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,271Updated last week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,051Updated 3 weeks ago
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,354Updated 3 weeks ago
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,739Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆979Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆647Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,732Updated 2 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆411Updated 2 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆796Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆628Updated last month
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆549Updated last week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆841Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,772Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,430Updated 9 months ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆846Updated 3 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,950Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,834Updated last week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,385Updated 2 months ago
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆310Updated 4 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆384Updated 3 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,514Updated 3 weeks ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,152Updated last year