Alternatives and similar repositories for amaranth

Users that are interested in amaranth are comparing it to the libraries listed below

• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆682Updated 4 years ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,604Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,351Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated last week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,977Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,320Updated last month
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,540Updated last week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,396Updated last month
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,127Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated 2 weeks ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,129Updated 4 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,722Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆849Updated 8 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆747Updated 2 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆684Updated last month
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆697Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆949Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆442Updated 3 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,251Updated this week
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆631Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,008Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆423Updated last year
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,507Updated 2 months ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆1,000Updated last month
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,918Updated last week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,047Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆748Updated 3 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆813Updated this week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,272Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆772Updated last week