verilog-to-routing / vtr-verilog-to-routingLinks
Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,150Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆956Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆753Updated last year
- An Open-source FPGA IP Generator☆1,011Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 4 months ago
- SystemVerilog compiler and language services☆862Updated last week
- An abstraction library for interfacing EDA tools☆716Updated last week
- Common SystemVerilog components☆665Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆658Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,652Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆792Updated 2 months ago
- OpenSTA engine☆509Updated last week
- Verilog AXI stream components for FPGA implementation☆834Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆662Updated 3 months ago
- Magic VLSI Layout Tool☆575Updated this week
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆595Updated 7 years ago
- VeeR EH1 core☆901Updated 2 years ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Modular hardware build system☆1,093Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆596Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- The OpenPiton Platform☆732Updated last month