verilog-to-routing / vtr-verilog-to-routingLinks
Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,103Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- An open-source static random access memory (SRAM) compiler.☆906Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Verilog library for ASIC and FPGA designers☆1,293Updated last year
- OpenSTA engine☆470Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- Common SystemVerilog components☆623Updated this week
- An Open-source FPGA IP Generator☆915Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆775Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,553Updated this week
- synthesiseable ieee 754 floating point library in verilog☆638Updated 2 years ago
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆1,993Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- Verilog AXI stream components for FPGA implementation☆808Updated 3 months ago
- Verilog AXI components for FPGA implementation☆1,724Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆623Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,444Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- Verilog PCI express components☆1,312Updated last year
- Bus bridges and other odds and ends☆560Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆717Updated 11 months ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆701Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- Various HDL (Verilog) IP Cores☆798Updated 3 years ago
- VeeR EH1 core☆879Updated 2 years ago
- Modular hardware build system☆998Updated this week