Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,214Mar 26, 2026Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,366Updated this week
- An Open-source FPGA IP Generator☆1,068Updated this week
- Build Customized FPGA Implementations for Vivado☆359Mar 23, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,636Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62May 28, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆46Sep 13, 2024Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,140Updated this week
- OpenSTA engine☆557Mar 20, 2026Updated last week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,524Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 3 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,727Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆111Mar 9, 2024Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Deep learning toolkit-enabled VLSI placement☆963Feb 19, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆865Jun 5, 2025Updated 9 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆172Apr 25, 2025Updated 11 months ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- An abstraction library for interfacing EDA tools☆756Updated this week
- Icarus Verilog☆3,389Mar 21, 2026Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆92Apr 30, 2025Updated 11 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source static random access memory (SRAM) compiler.☆1,024Mar 12, 2026Updated 2 weeks ago
- ☆114Feb 2, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆43Dec 14, 2019Updated 6 years ago
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆203Apr 5, 2024Updated last year
- Modular hardware build system☆1,134Updated this week
- C++ logic network library☆283Sep 30, 2025Updated 6 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- FPGA tool performance profiling☆106Feb 24, 2024Updated 2 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,466Oct 28, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated 2 weeks ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago