Alternatives and similar repositories for vtr-verilog-to-routing:

Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below

• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆860Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆585Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆655Updated last week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,871Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆865Updated this week
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆427Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,188Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆542Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,360Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,442Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆421Updated last week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆670Updated 7 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆984Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆637Updated 2 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆758Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆560Updated 2 weeks ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆781Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,235Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆663Updated 3 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆937Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆736Updated 5 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆586Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆909Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,004Updated 6 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆840Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆511Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,240Updated 8 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆563Updated 4 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆769Updated 5 months ago