verilog-to-routing / vtr-verilog-to-routingLinks
Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,112Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- SystemVerilog to Verilog conversion☆639Updated last month
- An Open-source FPGA IP Generator☆922Updated last week
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆721Updated last year
- An abstraction library for interfacing EDA tools☆696Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated this week
- cocotb: Python-based chip (RTL) verification☆2,009Updated last week
- Verilog library for ASIC and FPGA designers☆1,303Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated last week
- synthesiseable ieee 754 floating point library in verilog☆645Updated 2 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆778Updated last month
- VeeR EH1 core☆883Updated 2 years ago
- Common SystemVerilog components☆629Updated this week
- Bus bridges and other odds and ends☆568Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- Verilog AXI stream components for FPGA implementation☆810Updated 3 months ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆625Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆803Updated 2 weeks ago
- OpenSTA engine☆480Updated this week
- Magic VLSI Layout Tool☆543Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆920Updated 7 months ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- SystemVerilog compiler and language services☆770Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,567Updated 2 weeks ago