Alternatives and similar repositories for vtr-verilog-to-routing

Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below

• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆906Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,287Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,293Updated last year
• The-OpenROAD-Project / OpenSTA
  OpenSTA engine
  ☆470Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆630Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆915Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆775Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,293Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆803Updated 2 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,553Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆638Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆690Updated 3 weeks ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,993Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆455Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,724Updated 3 months ago
• OpenTimer / OpenTimer
  A High-performance Timing Analysis Tool for VLSI Systems
  ☆623Updated 2 years ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,444Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆575Updated this week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,312Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆560Updated last month
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆717Updated 11 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆602Updated 3 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆701Updated last month
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,077Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆741Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆798Updated 3 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆879Updated 2 years ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆998Updated this week