Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,234May 29, 2026Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,464May 23, 2026Updated last week
- An Open-source FPGA IP Generator☆1,104May 23, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆376May 21, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,683May 22, 2026Updated last week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Apr 8, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆46Sep 13, 2024Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,174May 22, 2026Updated last week
- OpenSTA engine☆582Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,712Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆92Feb 11, 2020Updated 6 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306May 20, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆697Dec 26, 2025Updated 5 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,804Mar 25, 2026Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Deep learning toolkit-enabled VLSI placement☆999Apr 24, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆887Jun 5, 2025Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆176Apr 25, 2025Updated last year
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Icarus Verilog☆3,468May 22, 2026Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆95Apr 30, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,637Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog to Verilog conversion☆730Mar 28, 2026Updated 2 months ago
- ☆114Feb 2, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,065May 15, 2026Updated 2 weeks ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆43Dec 14, 2019Updated 6 years ago
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆206Apr 5, 2024Updated 2 years ago
- C++ logic network library☆293May 11, 2026Updated 2 weeks ago
- Modular hardware build system☆1,160Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256May 23, 2026Updated last week
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,535Oct 28, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,849Mar 13, 2026Updated 2 months ago
- XLS: Accelerated HW Synthesis☆1,493Updated this week