Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,210Mar 5, 2026Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- Yosys Open SYnthesis Suite☆4,316Updated this week
- An Open-source FPGA IP Generator☆1,057Updated this week
- Build Customized FPGA Implementations for Vivado☆355Mar 2, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,129Feb 27, 2026Updated last week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- OpenSTA engine☆551Mar 3, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,724Sep 15, 2025Updated 5 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,466Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆853Jun 5, 2025Updated 9 months ago
- Deep learning toolkit-enabled VLSI placement☆952Feb 19, 2026Updated 2 weeks ago
- ☆114Feb 2, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Icarus Verilog☆3,352Updated this week
- ☆46Sep 13, 2024Updated last year
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated 2 years ago
- Modular hardware build system☆1,131Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,443Oct 28, 2024Updated last year
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆286Mar 27, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 2 weeks ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆171Apr 25, 2025Updated 10 months ago
- Scala based HDL☆1,929Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year