verilog-to-routing / vtr-verilog-to-routingView external linksLinks
Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,199Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below
Sorting:
- Yosys Open SYnthesis Suite☆4,286Updated this week
- An Open-source FPGA IP Generator☆1,050Updated this week
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Feb 9, 2026Updated last week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63May 28, 2024Updated last year
- OpenSTA engine☆551Feb 9, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,420Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Feb 5, 2026Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆750Feb 10, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- Deep learning toolkit-enabled VLSI placement☆940Dec 28, 2025Updated last month
- ☆115Feb 2, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated last month
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- Icarus Verilog☆3,324Feb 9, 2026Updated last week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- ☆46Sep 13, 2024Updated last year
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Modular hardware build system☆1,128Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,421Oct 28, 2024Updated last year
- SystemVerilog compiler and language services☆948Updated this week
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- cocotb: Python-based chip (RTL) verification☆2,254Updated this week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆170Apr 25, 2025Updated 9 months ago
- Scala based HDL☆1,922Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆315Jun 30, 2025Updated 7 months ago