Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,253Jul 29, 2026Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,631Updated this week
- An Open-source FPGA IP Generator☆1,129Updated this week
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- nextpnr portable FPGA place and route tool☆1,714Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆63Apr 8, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆47Sep 13, 2024Updated last year
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,206Updated this week
- OpenSTA engine☆595Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,913Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆708Dec 26, 2025Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆309Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,876Mar 25, 2026Updated 4 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Deep learning toolkit-enabled VLSI placement☆1,031Jul 18, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆470Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆903Jun 5, 2025Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆181Apr 25, 2025Updated last year
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- Icarus Verilog☆3,557Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆97Apr 30, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,781Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- ☆114Feb 2, 2021Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,103Jul 18, 2026Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆208Apr 5, 2024Updated 2 years ago
- C++ logic network library☆299Jun 30, 2026Updated 3 weeks ago
- Modular hardware build system☆1,193Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆265Jul 22, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,618Jul 21, 2026Updated last week
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,799Updated this week