Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,273Sep 30, 2026Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,778Updated this week
- An Open-source FPGA IP Generator☆1,157Updated this week
- Build Customized FPGA Implementations for Vivado☆390Updated this week
- nextpnr portable FPGA place and route tool☆1,760Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆64Apr 8, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆45Sep 13, 2024Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,231Updated this week
- OpenSTA engine☆623Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,141Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆314Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,950Mar 25, 2026Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Deep learning toolkit-enabled VLSI placement☆1,054Jul 18, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆918Jun 5, 2025Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆184Apr 25, 2025Updated last year
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated 2 weeks ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Icarus Verilog☆3,662Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆101Apr 30, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,977Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- ☆112Feb 2, 2021Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆104Jul 25, 2022Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,145Aug 16, 2026Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆210Apr 5, 2024Updated 2 years ago
- C++ logic network library☆311Updated this week
- Modular hardware build system☆1,222Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Sep 24, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,732Jul 21, 2026Updated 2 months ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- Place and route tool for FPGAs☆423Jul 28, 2019Updated 7 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,466Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,949Sep 23, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,915Updated this week