Verilog to Routing -- Open Source CAD Flow for FPGA Research
☆1,279Oct 19, 2026Updated this week
Alternatives and similar repositories for vtr-verilog-to-routing
Users that are interested in vtr-verilog-to-routing are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yosys Open SYnthesis Suite☆4,823Updated this week
- An Open-source FPGA IP Generator☆1,164Updated this week
- Build Customized FPGA Implementations for Vivado☆393Updated this week
- nextpnr portable FPGA place and route tool☆1,777Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆65Apr 8, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,241Updated this week
- OpenSTA engine☆633Updated this week
- ☆45Sep 13, 2024Updated 2 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,202Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆720Dec 26, 2025Updated 9 months ago
- Deep learning toolkit-enabled VLSI placement☆1,059Jul 18, 2026Updated 3 months ago
- Documenting the Xilinx 7-series bit-stream format.☆925Jun 5, 2025Updated last year
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,977Mar 25, 2026Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆184Apr 25, 2025Updated last year
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- Icarus Verilog☆3,685Updated this week
- SystemVerilog to Verilog conversion☆757Aug 18, 2026Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open-source static random access memory (SRAM) compiler.☆1,160Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,019Updated this week
- C++ logic network library☆313Oct 12, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆104Jul 25, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- ☆113Feb 2, 2021Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Showcase examples for EPFL logic synthesis libraries☆211Apr 5, 2024Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- Modular hardware build system☆1,236Updated this week
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆311Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,765Jul 21, 2026Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,965Sep 23, 2026Updated 3 weeks ago
- Circuit IR Compilers and Tools☆2,266Updated this week