Project X-Ray Database: XC7 Series
☆74Dec 14, 2021Updated 4 years ago
Alternatives and similar repositories for prjxray-db
Users that are interested in prjxray-db are comparing it to the libraries listed below
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 9 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated last year
- ☆105Jun 27, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Oct 26, 2025Updated 4 months ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆254Oct 11, 2024Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Feb 25, 2026Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- An FPGA reverse engineering and documentation project☆65Feb 28, 2026Updated last week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Generate bitstream from FPGA assembly.☆26Feb 23, 2026Updated last week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- VidorGraphics "fat" library repository - for issues/PR refer to☆25Sep 10, 2018Updated 7 years ago
- An open source replacement of the Xilinx bootgen application.☆116Feb 26, 2024Updated 2 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- VidorBoot distributable library repository - for issues/PR refer to☆11Jul 20, 2018Updated 7 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- ☆13Feb 13, 2026Updated 3 weeks ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago