Project X-Ray Database: XC7 Series
☆78Dec 14, 2021Updated 4 years ago
Alternatives and similar repositories for prjxray-db
Users that are interested in prjxray-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- Generate bitstream from FPGA assembly.☆30Updated this week
- Project Trellis database☆16Updated this week
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FPGA Assembly (FASM) Parser and Generator☆104Jul 25, 2022Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆318Updated this week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆89Feb 9, 2022Updated 4 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆26May 31, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Native Rust support for AMD Zynq 7000 SoC bare-metal programming☆22Sep 15, 2026Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 3 years ago
- Archived - development continues at openXC7/nextpnr☆71Sep 25, 2026Updated 2 weeks ago
- ☆22Jul 28, 2016Updated 10 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆63Mar 16, 2023Updated 3 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆96Jun 10, 2015Updated 11 years ago
- ☆15Jul 28, 2016Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated last year