Project X-Ray Database: XC7 Series
☆74Dec 14, 2021Updated 4 years ago
Alternatives and similar repositories for prjxray-db
Users that are interested in prjxray-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 2 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Project Trellis database☆14Sep 15, 2025Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Mar 17, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Playground for experimenting with and sharing short Amaranth programs on the web☆21Oct 26, 2025Updated 5 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Generate bitstream from FPGA assembly.☆27Feb 23, 2026Updated last month
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆89Jun 10, 2015Updated 10 years ago
- 360nosc0pe Yocto build environment☆12Aug 27, 2018Updated 7 years ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆22Mar 3, 2026Updated 3 weeks ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆21Jul 28, 2016Updated 9 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 2 weeks ago
- Firmware and Gateware for the DiVA platform.☆14Sep 8, 2025Updated 6 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- ☆14Jul 28, 2016Updated 9 years ago
- Filter builder tool☆18Apr 11, 2022Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago