Project X-Ray Database: XC7 Series
☆80Dec 14, 2021Updated 4 years ago
Alternatives and similar repositories for prjxray-db
Users that are interested in prjxray-db are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- 360nosc0pe Yocto build environment☆13Aug 27, 2018Updated 8 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- AXI support for Migen/MiSoC☆28Oct 1, 2026Updated last month
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 6 months ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Generate bitstream from FPGA assembly.☆30Oct 27, 2026Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- Small footprint and configurable video cores (Deprecated)☆75Sep 15, 2021Updated 5 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- Library to convert a FASM file into BELs importable into Vivado.☆15Sep 25, 2023Updated 3 years ago
- ☆26Sep 27, 2018Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆31Mar 29, 2013Updated 13 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆12Apr 5, 2018Updated 8 years ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- PCIe adapter for an FPGA accelerator for Open CloudServer☆26May 31, 2020Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆476Updated this week
- Cyclone V bitstream reverse-engineering project☆138Oct 19, 2023Updated 3 years ago
- generate C++ reader/writer from XSD schema☆10Oct 12, 2026Updated 3 weeks ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago