f4pga / prjxray-dbLinks
Project X-Ray Database: XC7 Series
☆71Updated 3 years ago
Alternatives and similar repositories for prjxray-db
Users that are interested in prjxray-db are comparing it to the libraries listed below
Sorting:
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated last week
- CoreScore☆164Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Board definitions for Amaranth HDL☆120Updated last month
- An Open Source configuration of the Arty platform☆133Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- PicoRV☆43Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆190Updated last week
- FuseSoC standard core library☆147Updated 4 months ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 4 months ago
- Nitro USB FPGA core☆86Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago