f4pga / prjxray-dbLinks
Project X-Ray Database: XC7 Series
☆70Updated 3 years ago
Alternatives and similar repositories for prjxray-db
Users that are interested in prjxray-db are comparing it to the libraries listed below
Sorting:
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated last week
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- A wishbone controlled scope for FPGA's☆84Updated last year
- Board definitions for Amaranth HDL☆118Updated last month
- CoreScore☆163Updated last month
- An Open Source configuration of the Arty platform☆132Updated last year
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Ultimate ECP5 development board☆113Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Small footprint and configurable embedded FPGA logic analyzer☆188Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 2 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Updated 10 months ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago