A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
☆683Jan 8, 2022Updated 4 years ago
Alternatives and similar repositories for nmigen
Users that are interested in nmigen are comparing it to the libraries listed below
Sorting:
- A modern hardware definition language and toolchain based on Python☆1,953Updated this week
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated 3 weeks ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- Build your hardware, easily!☆3,773Updated this week
- Scots Army Knife for electronics☆2,133Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- I want to learn [n]Migen.☆44Jan 26, 2020Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,403Jan 5, 2026Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- Board definitions for Amaranth HDL☆125Mar 13, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆857Jun 5, 2025Updated 9 months ago
- A 6800 CPU written in nMigen☆49Jun 16, 2021Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Feb 25, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,138Feb 26, 2026Updated 3 weeks ago
- PCB for ULX3S FPGA R&D board☆425Apr 27, 2025Updated 10 months ago
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- Visual editor for open FPGA boards☆1,878Feb 16, 2026Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- ECP5 breakout board in a feather physical format☆524Nov 6, 2024Updated last year
- Amaranth HDL framework for monitoring, hacking, and developing USB devices☆1,097Aug 22, 2025Updated 6 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,063Feb 11, 2026Updated last month
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71May 11, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- FPGA USB stack written in LiteX☆133Jun 5, 2022Updated 3 years ago