Cyclone V bitstream reverse-engineering project
☆131Oct 19, 2023Updated 2 years ago
Alternatives and similar repositories for mistral
Users that are interested in mistral are comparing it to the libraries listed below
Sorting:
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- An FPGA reverse engineering and documentation project☆65Updated this week
- Experimental flows using nextpnr for Xilinx devices☆252Oct 11, 2024Updated last year
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated 8 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last week
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- SD device emulator from ProjectVault☆19Sep 24, 2019Updated 6 years ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- The Critical Path - a rambly FPGA blog☆51Sep 4, 2020Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 21, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Read out firmware of some STM32 parts☆13Jul 20, 2025Updated 7 months ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Register access layer in Rust for all STM32 microcontrollers☆34Jul 10, 2022Updated 3 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week