Cyclone V bitstream reverse-engineering project
☆138Oct 19, 2023Updated 3 years ago
Alternatives and similar repositories for mistral
Users that are interested in mistral are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Documenting the Anlogic FPGA bit-stream format.☆91Dec 25, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆60Jun 10, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- nextpnr portable FPGA place and route tool☆1,784Updated this week
- ☆22Mar 5, 2022Updated 4 years ago
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 6 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆701Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 6 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆18Mar 19, 2026Updated 7 months ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 7 months ago
- Program Lattice MachXO2/3 with CircuitPython☆12Sep 13, 2019Updated 7 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- RISC-V Assembly with a C wrapper☆12Sep 23, 2019Updated 7 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago