FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆306May 20, 2026Updated last week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆887Jun 5, 2025Updated 11 months ago
- FOSS Flow For FPGA☆438Jan 6, 2025Updated last year
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,683May 22, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,234Updated this week
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆260Oct 11, 2024Updated last year
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,104May 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,464May 23, 2026Updated last week
- VHDL synthesis (based on ghdl)☆362May 14, 2026Updated 2 weeks ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 10 months ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆303Nov 3, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,635May 19, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆376May 21, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆92May 12, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514May 12, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,898Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- A modern hardware definition language and toolchain based on Python☆2,016Updated this week
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,416May 10, 2026Updated 2 weeks ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,162Feb 26, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆89Feb 5, 2026Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Copyleftist's Standard Cell Library☆103May 2, 2024Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago