FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆312Aug 17, 2026Updated this week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆906Jun 5, 2025Updated last year
- FOSS Flow For FPGA☆447Jan 6, 2025Updated last year
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,728Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆263Oct 11, 2024Updated last year
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- Documenting the Lattice ECP5 bit-stream format.☆463Aug 9, 2026Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- An Open-source FPGA IP Generator☆1,133Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL synthesis (based on ghdl)☆369Jun 22, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,687Updated this week
- An abstraction library for interfacing EDA tools☆788Aug 12, 2026Updated last week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- Documenting Lattice's 28nm FPGA parts☆153Jul 19, 2026Updated last month
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,709Updated this week
- Build Customized FPGA Implementations for Vivado☆382Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆537Aug 5, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,053Aug 6, 2026Updated last week
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,451Aug 11, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,071Aug 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,181Feb 26, 2026Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Copyleftist's Standard Cell Library☆105May 2, 2024Updated 2 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago