f4pga / f4pga-arch-defsLinks
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆293Updated last week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS Flow For FPGA☆399Updated 6 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆463Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- FuseSoC standard core library☆146Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- Small footprint and configurable DRAM core☆431Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- A simple, basic, formally verified UART controller☆307Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- Fabric generator and CAD tools.☆191Updated last week
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆403Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- A huge VHDL library for FPGA and digital ASIC development☆393Updated last week
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆239Updated 2 months ago
- A list of resources related to the open-source FPGA projects☆421Updated 2 years ago
- SystemVerilog synthesis tool☆204Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆256Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆278Updated 5 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago