f4pga / f4pga-arch-defsLinks
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆295Updated last week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- FOSS Flow For FPGA☆409Updated 9 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Small footprint and configurable DRAM core☆444Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- Fabric generator and CAD tools.☆197Updated last week
- https://caravel-user-project.readthedocs.io☆221Updated 7 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- VHDL synthesis (based on ghdl)☆347Updated 2 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆403Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated last week
- A simple, basic, formally verified UART controller☆311Updated last year
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- A curated list of awesome resources for HDL design and verification☆162Updated last week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago