f4pga / f4pga-arch-defsLinks
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆295Updated this week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- FOSS Flow For FPGA☆407Updated 8 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- VeeR EL2 Core☆297Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆417Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆471Updated last month
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Fabric generator and CAD tools.☆198Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆217Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆401Updated this week
- A list of resources related to the open-source FPGA projects☆425Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆261Updated last week
- VHDL synthesis (based on ghdl)☆346Updated 4 months ago
- Small footprint and configurable DRAM core☆436Updated 3 months ago
- A curated list of awesome resources for HDL design and verification☆158Updated last week
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- SystemVerilog synthesis tool☆211Updated 6 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week