f4pga / f4pga-arch-defsView external linksLinks
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆301Feb 5, 2026Updated last week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- FOSS Flow For FPGA☆423Jan 6, 2025Updated last year
- FPGA tool performance profiling☆105Feb 24, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- An Open-source FPGA IP Generator☆1,050Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆444Oct 27, 2025Updated 3 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,286Updated this week
- VHDL synthesis (based on ghdl)☆355Jan 11, 2026Updated last month
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆750Feb 10, 2026Updated last week
- Experimental flows using nextpnr for Xilinx devices☆253Oct 11, 2024Updated last year
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Universal utility for programming FPGA☆1,546Updated this week
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,130Sep 22, 2025Updated 4 months ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- Build your hardware, easily!☆3,722Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆748Jan 28, 2026Updated 2 weeks ago
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆761Feb 9, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,751Updated this week