f4pga / f4pga-arch-defs
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆273Updated this week
Related projects ⓘ
Alternatives and complementary repositories for f4pga-arch-defs
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- FOSS Flow For FPGA☆361Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆407Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆368Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- An abstraction library for interfacing EDA tools☆645Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆297Updated this week
- A huge VHDL library for FPGA development☆347Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆526Updated this week
- Bus bridges and other odds and ends☆490Updated 10 months ago
- SystemVerilog to Verilog conversion☆564Updated 3 weeks ago
- Common SystemVerilog components☆518Updated this week
- VeeR EL2 Core☆251Updated this week
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆226Updated 2 weeks ago
- Small footprint and configurable DRAM core☆382Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆375Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- SystemRDL 2.0 language compiler front-end☆236Updated 2 months ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- Fabric generator and CAD tools☆148Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆551Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- Small footprint and configurable PCIe core☆483Updated this week
- SystemVerilog synthesis tool☆169Updated this week