FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆321Nov 12, 2026Updated this week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆931Jun 5, 2025Updated last year
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- FOSS Flow For FPGA☆455Updated this week
- nextpnr portable FPGA place and route tool☆1,793Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,282Updated this week
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆213Aug 8, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆807Sep 15, 2026Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆478Oct 31, 2026Updated 2 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An Open-source FPGA IP Generator☆1,168Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Yosys Open SYnthesis Suite☆4,887Updated this week
- VHDL synthesis (based on ghdl)☆371Nov 2, 2026Updated last week
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- Mutation Cover with Yosys (MCY)☆103Updated this week
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Project X-Ray Database: XC7 Series☆81Dec 14, 2021Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆569Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- A modern hardware definition language and toolchain based on Python☆2,128Sep 18, 2026Updated last month
- ☆25Jan 16, 2019Updated 7 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,195Nov 2, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆399Updated this week
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,488Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆480Updated this week
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Build your hardware, easily!☆4,201Updated this week
- Universal utility for programming FPGA☆1,788Updated this week
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Small footprint and configurable DRAM core☆588Updated this week
Are these results useful?