f4pga / f4pga-arch-defsLinks
FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
☆292Updated last week
Alternatives and similar repositories for f4pga-arch-defs
Users that are interested in f4pga-arch-defs are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS Flow For FPGA☆401Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- VeeR EL2 Core☆294Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- FuseSoC standard core library☆146Updated 2 months ago
- A simple, basic, formally verified UART controller☆309Updated last year
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- Small footprint and configurable DRAM core☆433Updated last month
- Fabric generator and CAD tools.☆193Updated this week
- Bus bridges and other odds and ends☆582Updated 4 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 9 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- A list of resources related to the open-source FPGA projects☆423Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- VHDL synthesis (based on ghdl)☆343Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- https://caravel-user-project.readthedocs.io☆215Updated 5 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago