VHDL synthesis (based on ghdl)
☆356Mar 14, 2026Updated last week
Alternatives and similar repositories for ghdl-yosys-plugin
Users that are interested in ghdl-yosys-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,781Updated this week
- Language server based on ghdl☆102May 14, 2025Updated 10 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,631Mar 19, 2026Updated last week
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆255Oct 11, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,348Mar 20, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- VHDL compiler and simulator☆786Updated this week
- An abstraction library for interfacing EDA tools☆756Updated this week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- VHDL related news.☆27Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,576Mar 18, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆930Updated this week
- A JSON library implemented in VHDL.☆83Feb 8, 2026Updated last month
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Mar 17, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated 2 weeks ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆709Mar 12, 2026Updated 2 weeks ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Jul 30, 2025Updated 7 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆65Nov 7, 2025Updated 4 months ago
- A fast VHDL language server and analysis library written in Rust☆465Updated this week
- VHDL library 4 FPGAs☆185Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago