VHDL synthesis (based on ghdl)
☆370Oct 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for ghdl-yosys-plugin
Users that are interested in ghdl-yosys-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- VHDL 2008/93/87 simulator☆2,917Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- Yosys Open SYnthesis Suite☆4,858Updated this week
- VHDL compiler and simulator☆904Updated this week
- Language server based on ghdl☆104Aug 1, 2026Updated 3 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- VHDL related news.☆27Updated this week
- Universal utility for programming FPGA☆1,782Updated this week
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,044Oct 23, 2026Updated last week
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- A fast VHDL language server and analysis library written in Rust☆516Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆729Aug 12, 2026Updated 2 months ago
- Scripts to build and use docker images including GHDL☆45Nov 20, 2024Updated last year