Alternatives and similar repositories for ghdl-yosys-plugin:

Users that are interested in ghdl-yosys-plugin are comparing it to the libraries listed below

• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆671Updated 2 weeks ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆410Updated 2 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆273Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆438Updated last week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆229Updated 5 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆281Updated this week
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆295Updated 3 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆380Updated 3 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆394Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆577Updated 4 years ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆792Updated last week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆402Updated 2 months ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆204Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,257Updated 2 weeks ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆174Updated last month
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆610Updated 2 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆421Updated 6 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆403Updated 2 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆323Updated 3 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆642Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆767Updated this week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆310Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆296Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆214Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆386Updated last week
• kevinpt / symbolator
  HDL symbol generator
  ☆188Updated 2 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆230Updated last month