ghdl / ghdl-yosys-plugin

Related projects ⓘ

Alternatives and complementary repositories for ghdl-yosys-plugin

• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆399Updated 9 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆266Updated 7 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆408Updated 2 weeks ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆291Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆213Updated last month
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆226Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆774Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 3 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆551Updated 3 years ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆387Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆192Updated last week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated this week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆305Updated last month
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆301Updated last year
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆375Updated last month
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆216Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆282Updated 9 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,206Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆491Updated 10 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆402Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆370Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• RobertBaruch / nmigen-tutorial
  A tutorial for using nmigen
  ☆308Updated 3 years ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆588Updated last month