VHDL synthesis (based on ghdl)
☆370Sep 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for ghdl-yosys-plugin
Users that are interested in ghdl-yosys-plugin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- VHDL 2008/93/87 simulator☆2,907Updated this week
- Language server based on ghdl☆105Aug 1, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆1,773Updated this week
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,805Updated this week
- VHDL compiler and simulator☆890Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,755Oct 6, 2026Updated last week
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,031Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆318Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Sep 25, 2026Updated 2 weeks ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆728Aug 12, 2026Updated 2 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- VHDL library 4 FPGAs☆187Updated this week
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- ☆16Aug 21, 2019Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago