Alternatives and similar repositories for ghdl-yosys-plugin

Users that are interested in ghdl-yosys-plugin are comparing it to the libraries listed below

• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆433Updated last month
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆297Updated last week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆279Updated last year
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆413Updated 11 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆725Updated 3 weeks ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆248Updated last year
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆417Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆839Updated 6 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆481Updated last week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆459Updated last week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆252Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 4 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆433Updated 3 years ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆455Updated last year
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆271Updated last month
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆230Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆187Updated last month
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆318Updated last year
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆413Updated this week
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆319Updated last month
• nickg / nvc
  VHDL compiler and simulator
  ☆757Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆801Updated 3 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆683Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,371Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆609Updated 7 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆312Updated 2 years ago