ghdl / ghdl-yosys-plugin
VHDL synthesis (based on ghdl)
☆334Updated last week
Alternatives and similar repositories for ghdl-yosys-plugin:
Users that are interested in ghdl-yosys-plugin are comparing it to the libraries listed below
- Documenting the Lattice ECP5 bit-stream format.☆411Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆282Updated this week
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆444Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- An abstraction library for interfacing EDA tools☆684Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆232Updated 6 months ago
- A simple RISC-V processor for use in FPGA designs.☆271Updated 8 months ago
- FOSS Flow For FPGA☆384Updated 3 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆397Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆796Updated last week
- A huge VHDL library for FPGA development☆382Updated this week
- Small footprint and configurable DRAM core☆406Updated 3 months ago
- Small footprint and configurable Ethernet core☆236Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆426Updated 7 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆238Updated 3 weeks ago
- A 32-bit RISC-V soft processor☆311Updated 2 months ago
- A list of resources related to the open-source FPGA projects☆405Updated 2 years ago
- A tutorial for using nmigen☆310Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,271Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆577Updated 4 years ago
- Bus bridges and other odds and ends☆544Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- Style guide enforcement for VHDL☆204Updated last week
- VHDL library 4 FPGAs☆176Updated this week
- SystemVerilog to Verilog conversion☆616Updated 2 weeks ago
- A simple, basic, formally verified UART controller☆299Updated last year
- Example LED blinking project for your FPGA dev board of choice☆174Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆156Updated last month
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆275Updated 5 years ago