gatecat / nextpnr-xilinxLinks
Experimental flows using nextpnr for Xilinx devices
☆245Updated 9 months ago
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆146Updated 2 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- SystemVerilog synthesis tool☆204Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- Small footprint and configurable DRAM core☆431Updated last month
- SystemVerilog frontend for Yosys☆146Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Fabric generator and CAD tools.☆191Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- CoreScore☆159Updated 6 months ago
- Small footprint and configurable Ethernet core☆253Updated this week
- ☆79Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- FOSS Flow For FPGA☆399Updated 6 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- A simple, basic, formally verified UART controller☆307Updated last year
- VHDL library 4 FPGAs☆181Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆139Updated 3 months ago
- A Video display simulator☆171Updated 2 months ago
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆114Updated 4 years ago
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- USB3 PIPE interface for Xilinx 7-Series☆218Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- ☆134Updated 7 months ago