gatecat / nextpnr-xilinxLinks
Experimental flows using nextpnr for Xilinx devices
☆246Updated last year
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Fabric generator and CAD tools.☆197Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- SystemVerilog frontend for Yosys☆166Updated this week
- CoreScore☆164Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Small footprint and configurable DRAM core☆444Updated last week
- FOSS Flow For FPGA☆409Updated 9 months ago
- ☆85Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Small footprint and configurable Ethernet core☆265Updated last week
- ☆137Updated 10 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Verilog wishbone components☆119Updated last year
- VHDL synthesis (based on ghdl)☆347Updated 2 weeks ago
- VHDL library 4 FPGAs☆181Updated last week
- A Video display simulator☆173Updated 5 months ago