Alternatives and similar repositories for nextpnr-xilinx:

Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below

• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆181Updated last week
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆128Updated last month
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 11 months ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆171Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆212Updated last week
• olofk / corescore
  CoreScore
  ☆143Updated last month
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆153Updated 11 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆400Updated 2 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆162Updated 3 weeks ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆410Updated 2 months ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• ldoolitt / vhd2vl
  ☆129Updated 3 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆171Updated 3 weeks ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆292Updated last year
• pieter3d / simview
  ☆77Updated last year
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆376Updated 2 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆279Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆326Updated last month
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆79Updated 5 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆111Updated last year
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆75Updated 3 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆115Updated last week
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆223Updated 2 weeks ago
• enjoy-digital / usb3_pipe
  USB3 PIPE interface for Xilinx 7-Series
  ☆209Updated 2 years ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆134Updated 3 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆135Updated 3 weeks ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆144Updated 9 months ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆110Updated 3 years ago