Experimental flows using nextpnr for Xilinx devices
☆271Oct 11, 2024Updated 2 years ago
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- nextpnr portable FPGA place and route tool☆1,773Updated this week
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago
- Archived - development continues at openXC7/nextpnr☆71Sep 25, 2026Updated 2 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆89Feb 9, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- Universal utility for programming FPGA☆1,755Oct 6, 2026Updated last week
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,805Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆120Oct 5, 2026Updated last week
- Cyclone V bitstream reverse-engineering project☆138Oct 19, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,189Oct 5, 2026Updated last week
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 4 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆318Updated this week
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 5 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆473Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆694Updated this week
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- SystemVerilog design elaborator into word-level netlist form☆252Updated this week
- Build your hardware, easily!☆4,156Updated this week
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An Open-source FPGA IP Generator☆1,163Updated this week
- Ultimate ECP5 development board☆122Jul 4, 2019Updated 7 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 7 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,276Updated this week
- Project X-Ray Database: XC7 Series☆78Dec 14, 2021Updated 4 years ago