Experimental flows using nextpnr for Xilinx devices
☆263Oct 11, 2024Updated last year
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆905Jun 5, 2025Updated last year
- nextpnr portable FPGA place and route tool☆1,727Updated this week
- Documenting Lattice's 28nm FPGA parts☆153Jul 19, 2026Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆70Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- Universal utility for programming FPGA☆1,708Updated this week
- VHDL synthesis (based on ghdl)☆369Jun 22, 2026Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,668Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆113Aug 3, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cyclone V bitstream reverse-engineering project☆137Oct 19, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,180Feb 26, 2026Updated 5 months ago
- System on Chip toolkit for Amaranth HDL☆103May 23, 2026Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆310Updated this week
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆787Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆463Updated this week
- FOSS Flow For FPGA☆447Jan 6, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modern hardware definition language and toolchain based on Python☆2,067Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆684Updated this week
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 6 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Build your hardware, easily!☆4,042Aug 6, 2026Updated last week
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- An Open-source FPGA IP Generator☆1,133Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ultimate ECP5 development board☆118Jul 4, 2019Updated 7 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Jun 18, 2026Updated last month
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated last year
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 5 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month