Experimental flows using nextpnr for Xilinx devices
☆255Oct 11, 2024Updated last year
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- nextpnr portable FPGA place and route tool☆1,631Mar 19, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated last month
- Experimental flows using nextpnr for Xilinx devices☆58Mar 13, 2026Updated last week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Build Customized FPGA Implementations for Vivado☆359Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated last week
- Universal utility for programming FPGA☆1,576Mar 18, 2026Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Cyclone V bitstream reverse-engineering project☆131Oct 19, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,138Feb 26, 2026Updated last month
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆303Mar 17, 2026Updated last week
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated last month
- FOSS Flow For FPGA☆426Jan 6, 2025Updated last year
- Miscellaneous ULX3S examples (advanced)☆83Feb 7, 2026Updated last month
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆648Mar 11, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆94Updated this week
- Build your hardware, easily!☆3,787Updated this week
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆14Apr 3, 2025Updated 11 months ago
- SystemVerilog frontend for Yosys☆210Mar 19, 2026Updated last week
- An Open-source FPGA IP Generator☆1,062Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 9 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,407Jan 5, 2026Updated 2 months ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,214Updated this week
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month