f4pga / prjurayLinks
Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
☆80Updated 3 years ago
Alternatives and similar repositories for prjuray
Users that are interested in prjuray are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆147Updated 4 months ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- ☆85Updated last week
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Naive Educational RISC V processor☆89Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- VHDL library 4 FPGAs☆181Updated last week
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- CoreScore☆164Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- ☆38Updated 2 years ago
- Framework Open EDA Gui☆69Updated 10 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- ☆38Updated 3 years ago