f4pga / prjurayLinks
Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
☆78Updated 3 years ago
Alternatives and similar repositories for prjuray
Users that are interested in prjuray are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆143Updated 3 weeks ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 8 years ago
- ☆79Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last month
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- PicoRV☆44Updated 5 years ago
- Naive Educational RISC V processor☆84Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆121Updated last month
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- SystemVerilog frontend for Yosys☆123Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 4 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆48Updated 2 weeks ago
- CoreScore☆156Updated 4 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago