Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,412Apr 28, 2026Updated this week
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆717Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,486Nov 18, 2025Updated 5 months ago
- A modern hardware definition language and toolchain based on Python☆1,998Apr 24, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆765Jan 28, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Build your hardware, easily!☆3,851Apr 27, 2026Updated last week
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- Multi-platform nightly builds of open source FPGA tools☆302Nov 3, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Send video/audio over HDMI on an FPGA☆1,265Feb 3, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ECP5 breakout board in a feather physical format☆527Nov 6, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Visual editor for open FPGA boards☆1,900Feb 16, 2026Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,048Updated this week
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- CoreScore☆175Nov 14, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 3 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆658Apr 16, 2026Updated 2 weeks ago
- VHDL library 4 FPGAs☆185Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year
- Linux on LiteX-VexRiscv☆706Apr 22, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆454Feb 26, 2026Updated 2 months ago
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆113Jul 20, 2024Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆875Jun 5, 2025Updated 10 months ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated 2 months ago