sylefeb / SiliceLinks
Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,364Updated last week
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below
Sorting:
- A modern hardware definition language and toolchain based on Python☆1,704Updated 2 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆672Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆653Updated this week
- nextpnr portable FPGA place and route tool☆1,444Updated this week
- SERV - The SErial RISC-V CPU☆1,589Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,080Updated 2 months ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,774Updated this week
- A Python toolbox for building complex digital hardware☆1,275Updated 3 weeks ago
- Build your hardware, easily!☆3,333Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆2,806Updated 3 months ago
- Modular hardware build system☆998Updated this week
- A tiny Open POWER ISA softcore written in VHDL 2008☆685Updated last month
- A small, light weight, RISC CPU soft core☆1,409Updated 3 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,059Updated this week
- Send video/audio over HDMI on an FPGA☆1,161Updated last year
- Universal utility for programming FPGA☆1,344Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆641Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,775Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆432Updated 8 months ago
- Linux on LiteX-VexRiscv☆636Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,293Updated this week
- A tutorial for using nmigen☆311Updated 4 years ago
- The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux☆2,487Updated last week
- VRoom! RISC-V CPU☆502Updated 9 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,063Updated 2 months ago
- Open source ecosystem for open FPGA boards☆849Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,328Updated last week
- Hardware Description Languages☆1,036Updated 3 months ago
- 3-stage RV32IMACZb* processor with debug☆859Updated 3 weeks ago
- Visual editor for open FPGA boards☆1,779Updated last month