Alternatives and similar repositories for Silice:

Users that are interested in Silice are comparing it to the libraries listed below

• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆646Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,551Updated last month
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,263Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,416Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,674Updated last week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,729Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,763Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,378Updated 2 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,304Updated 2 weeks ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆974Updated this week
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆669Updated 3 years ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,047Updated 2 weeks ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,148Updated last year
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,762Updated last month
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,729Updated 2 months ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,265Updated 2 months ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆834Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,022Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,065Updated last month
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆636Updated 2 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated last week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆411Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆795Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆627Updated 3 weeks ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆426Updated 7 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆895Updated last week
• tinyvision-ai-inc / UPduino-v3.0
  UPduino 3.0: new 4 layer layout, various other improvements
  ☆334Updated 2 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,015Updated 2 months ago
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆405Updated 2 years ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆548Updated 2 weeks ago