sylefeb / SiliceLinks
Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,375Updated 3 weeks ago
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below
Sorting:
- A modern hardware definition language and toolchain based on Python☆1,772Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆675Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆676Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,848Updated this week
- SERV - The SErial RISC-V CPU☆1,639Updated 3 months ago
- Modular hardware build system☆1,070Updated this week
- nextpnr portable FPGA place and route tool☆1,506Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆2,896Updated 6 months ago
- Send video/audio over HDMI on an FPGA☆1,201Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,099Updated 6 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆724Updated 7 months ago
- A Python toolbox for building complex digital hardware☆1,303Updated 3 months ago
- Build your hardware, easily!☆3,476Updated last week
- Universal utility for programming FPGA☆1,405Updated this week
- VRoom! RISC-V CPU☆510Updated last year
- Open source ecosystem for open FPGA boards☆886Updated this week
- Visual editor for open FPGA boards☆1,813Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,457Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,152Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,872Updated 2 months ago
- Linux on LiteX-VexRiscv☆654Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,092Updated 3 months ago
- Bluespec Compiler (BSC)☆1,041Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,336Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆446Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆695Updated last week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆584Updated this week
- Hardware Description Languages☆1,063Updated last month
- A tutorial for using nmigen☆311Updated 4 years ago