Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,423Jun 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆728Jun 25, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,571Nov 18, 2025Updated 7 months ago
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,822Jun 17, 2026Updated 2 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆779Jan 28, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Build your hardware, easily!☆3,969Updated this week
- Universal utility for programming FPGA☆1,664Jun 25, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated 2 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Send video/audio over HDMI on an FPGA☆1,276Feb 3, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ECP5 breakout board in a feather physical format☆534Nov 6, 2024Updated last year
- Visual editor for open FPGA boards☆1,914May 28, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,553Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,154Jun 16, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,699Jun 21, 2026Updated last week
- CoreScore☆176Jun 9, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- Documenting Lattice's 28nm FPGA parts☆153Feb 26, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 5 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆670Jun 26, 2026Updated last week
- VHDL library 4 FPGAs☆186Jun 12, 2026Updated 3 weeks ago
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆723Jun 22, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆462May 9, 2026Updated last month
- Hardware definition language that compiles to Verilog☆106Sep 26, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆116Jul 20, 2024Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆897Jun 5, 2025Updated last year
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆226Feb 19, 2026Updated 4 months ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago