sylefeb / Silice
Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,296Updated last week
Related projects ⓘ
Alternatives and complementary repositories for Silice
- A modern hardware definition language and toolchain based on Python☆1,569Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,435Updated 3 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆658Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆598Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,501Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,225Updated last month
- nextpnr portable FPGA place and route tool☆1,305Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆2,566Updated 5 months ago
- A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …☆1,592Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated 2 weeks ago
- Build your hardware, easily!☆2,992Updated this week
- Modular hardware build system☆862Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆996Updated 2 months ago
- Universal utility for programming FPGA☆1,213Updated this week
- Linux on LiteX-VexRiscv☆585Updated 4 months ago
- FPGA 101 lessons/labs☆361Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,299Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,199Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆398Updated last month
- A tutorial for using nmigen☆308Updated 3 years ago
- Hardware Description Languages☆965Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,115Updated 3 weeks ago
- Send video/audio over HDMI on an FPGA☆1,091Updated 9 months ago
- VRoom! RISC-V CPU☆479Updated 2 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆997Updated 3 months ago
- Visual editor for open FPGA boards☆1,712Updated this week
- Open source ecosystem for open FPGA boards☆798Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆841Updated this week
- UPduino 3.0: new 4 layer layout, various other improvements☆327Updated 4 months ago
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago