Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,398Jan 5, 2026Updated last month
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below
Sorting:
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆702Feb 23, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Build your hardware, easily!☆3,739Feb 25, 2026Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆752Jan 28, 2026Updated last month
- Universal utility for programming FPGA☆1,554Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆463Sep 13, 2024Updated last year
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Multi-platform nightly builds of open source FPGA tools☆301Nov 3, 2021Updated 4 years ago
- Send video/audio over HDMI on an FPGA☆1,254Feb 3, 2024Updated 2 years ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- Visual editor for open FPGA boards☆1,877Feb 16, 2026Updated 2 weeks ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- Documenting the Lattice ECP5 bit-stream format.☆447Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆640Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆312Jun 6, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Updated this week
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- VHDL library 4 FPGAs☆185Feb 23, 2026Updated last week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Feb 19, 2026Updated last week
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- List of FPGA Lattice boards using open tools☆349Jun 22, 2025Updated 8 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week