Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,430Sep 10, 2026Updated last week
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆749Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,690Nov 18, 2025Updated 10 months ago
- A modern hardware definition language and toolchain based on Python☆2,090Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆790Jan 28, 2026Updated 7 months ago
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Build your hardware, easily!☆4,118Updated this week
- Universal utility for programming FPGA☆1,738Sep 15, 2026Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆472Sep 13, 2024Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- Compact FPGA game console☆168Nov 14, 2023Updated 2 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Send video/audio over HDMI on an FPGA☆1,293Jul 13, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- ECP5 breakout board in a feather physical format☆545Nov 6, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,764Updated this week
- CoreScore☆178Jun 9, 2026Updated 3 months ago
- Visual editor for open FPGA boards☆1,935Aug 21, 2026Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,273Updated this week
- nextpnr portable FPGA place and route tool☆1,754Updated this week
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆154Jul 19, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆260Aug 21, 2023Updated 3 years ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 8 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆689Updated this week
- VHDL library 4 FPGAs☆187Updated this week
- An attempt to recreate the RP2040 PIO in an FPGA☆321Jun 6, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆736Sep 15, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆470Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆117Jul 20, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆107Aug 28, 2025Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆915Jun 5, 2025Updated last year
- Hardware definition language that compiles to Verilog☆107Sep 26, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago