sylefeb / SiliceLinks
Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.
☆1,392Updated last week
Alternatives and similar repositories for Silice
Users that are interested in Silice are comparing it to the libraries listed below
Sorting:
- A modern hardware definition language and toolchain based on Python☆1,863Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆692Updated 3 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,935Updated this week
- SERV - The SErial RISC-V CPU☆1,711Updated last week
- nextpnr portable FPGA place and route tool☆1,574Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,139Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆737Updated 11 months ago
- A Python toolbox for building complex digital hardware☆1,319Updated 2 months ago
- Send video/audio over HDMI on an FPGA☆1,232Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,337Updated last month
- Build your hardware, easily!☆3,645Updated this week
- Open source ecosystem for open FPGA boards☆935Updated this week
- Universal utility for programming FPGA☆1,498Updated last week
- Modular hardware build system☆1,113Updated this week
- Visual editor for open FPGA boards☆1,847Updated 2 weeks ago
- VRoom! RISC-V CPU☆514Updated last year
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆457Updated last year
- Bluespec Compiler (BSC)☆1,071Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,281Updated this week
- A small, light weight, RISC CPU soft core☆1,489Updated 2 weeks ago
- A tutorial for using nmigen☆312Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,376Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,947Updated last week
- Linux on LiteX-VexRiscv☆672Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆841Updated 6 months ago
- FPGA 101 lessons/labs☆401Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,117Updated 3 months ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆707Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆435Updated last month