Alternatives and similar repositories for litex

Users that are interested in litex are comparing it to the libraries listed below

• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,817Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,611Updated last month
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,367Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,468Updated this week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,802Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,722Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,569Updated last year
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,288Updated last month
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆648Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,986Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,093Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,362Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,819Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,423Updated 5 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,307Updated 3 weeks ago
• hdl-util / hdmi
  Send video/audio over HDMI on an FPGA
  ☆1,179Updated last year
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,918Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,842Updated 4 months ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,078Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆868Updated this week
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆675Updated 3 years ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,041Updated 5 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,540Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆808Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,581Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,044Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,893Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆693Updated 5 months ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆937Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,053Updated 3 years ago