Build your hardware, easily!
☆3,863May 4, 2026Updated this week
Alternatives and similar repositories for litex
Users that are interested in litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- Linux on LiteX-VexRiscv☆706Apr 22, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- LiteX boards files☆479Updated this week
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,423Updated this week
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,486Nov 18, 2025Updated 5 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,048Updated this week
- Small footprint and configurable DRAM core☆498Apr 10, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small footprint and configurable Ethernet core☆281Apr 28, 2026Updated last week
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- FPGA 101 lessons/labs☆414Jul 14, 2024Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 3 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆685Apr 27, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 28, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆875Jun 5, 2025Updated 11 months ago
- Visual editor for open FPGA boards☆1,900Feb 16, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,913Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆454Feb 26, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- An Open-source FPGA IP Generator☆1,094Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,455Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated last week
- Small footprint and configurable embedded FPGA logic analyzer☆203Feb 25, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Apr 27, 2026Updated last week
- ECP5 breakout board in a feather physical format☆527Nov 6, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week