Build your hardware, easily!
☆4,186Nov 3, 2026Updated this week
Alternatives and similar repositories for litex
Users that are interested in litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- Linux on LiteX-VexRiscv☆748Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- LiteX boards files☆508Updated this week
- A modern hardware definition language and toolchain based on Python☆2,122Sep 18, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,915Aug 25, 2026Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,397Sep 7, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,861Updated this week
- nextpnr portable FPGA place and route tool☆1,787Updated this week
- Small footprint and configurable DRAM core☆569Updated this week
- Universal utility for programming FPGA☆1,783Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,301Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,749Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FPGA 101 lessons/labs☆435Sep 26, 2026Updated last month
- Small footprint and configurable PCIe core☆741Updated this week
- Scala based HDL☆2,056Updated this week
- Small footprint and configurable Ethernet core☆310Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆689Jan 8, 2022Updated 4 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,799Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,153Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,053Updated this week
- Visual editor for open FPGA boards☆1,944Oct 18, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,167Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆476Updated this week
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,444Updated this week
- ECP5 breakout board in a feather physical format☆546Nov 6, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,994Mar 25, 2026Updated 7 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,505Jul 5, 2024Updated 2 years ago