enjoy-digital / litex

Related projects: ⓘ

• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,545Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,419Updated last week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,053Updated 2 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,164Updated 2 weeks ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,375Updated 3 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,379Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,196Updated 3 weeks ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,526Updated last week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,448Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,514Updated 4 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,283Updated this week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,075Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,268Updated 3 weeks ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,613Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,164Updated this week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,213Updated last week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,694Updated 2 weeks ago
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆790Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆566Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,338Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,155Updated 4 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆787Updated this week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,282Updated last week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆980Updated last month
• riscv-software-src / riscv-isa-sim
  Spike, a RISC-V ISA Simulator
  ☆2,362Updated this week
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆1,985Updated 4 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆586Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,684Updated last month
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,742Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆2,801Updated last week