Alternatives and similar repositories for litex:

Users that are interested in litex are comparing it to the libraries listed below

• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,494Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,679Updated 2 weeks ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,275Updated this week
• stnolting / neorv32
  A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent …
  ☆1,684Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,311Updated 8 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,363Updated 3 weeks ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,254Updated 3 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,396Updated this week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,640Updated 3 weeks ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,671Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆615Updated 7 months ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,218Updated this week
• BrunoLevy / learn-fpga
  Learning FPGA, yosys, nextpnr, and RISC-V
  ☆2,696Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆964Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,247Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,253Updated 9 months ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,732Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,392Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,002Updated 3 weeks ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,037Updated 3 weeks ago
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,742Updated this week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,826Updated this week
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,348Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆948Updated 3 years ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆665Updated 3 years ago
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆875Updated 2 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,478Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,365Updated last week
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆627Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆821Updated this week