Build your hardware, easily!
☆4,067Sep 2, 2026Updated this week
Alternatives and similar repositories for litex
Users that are interested in litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 7 months ago
- Linux on LiteX-VexRiscv☆735Aug 27, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- LiteX boards files☆496Aug 25, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,075Aug 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,743Updated this week
- Yosys Open SYnthesis Suite☆4,727Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month
- Universal utility for programming FPGA☆1,720Aug 26, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,663Nov 18, 2025Updated 9 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,248Updated this week
- Small footprint and configurable DRAM core☆543Aug 6, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Small footprint and configurable Ethernet core☆296Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆223May 21, 2022Updated 4 years ago
- Scala based HDL☆2,032Updated this week
- FPGA 101 lessons/labs☆430May 27, 2026Updated 3 months ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆688Jan 8, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆724Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,678Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb: Python-based chip (RTL) verification☆2,487Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,090Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆465Aug 9, 2026Updated 3 weeks ago
- Visual editor for open FPGA boards☆1,924Aug 21, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,893Updated this week
- An abstraction library for interfacing EDA tools☆792Aug 12, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,142Updated this week
- Chisel: A Modern Hardware Design Language☆4,773Updated this week
- Rocket Chip Generator☆3,855Jun 2, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,677Aug 27, 2026Updated last week
- Small footprint and configurable embedded FPGA logic analyzer☆207Jul 25, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,602Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,374Aug 19, 2026Updated 2 weeks ago
- ECP5 breakout board in a feather physical format☆542Nov 6, 2024Updated last year