Build your hardware, easily!
☆3,747Mar 3, 2026Updated this week
Alternatives and similar repositories for litex
Users that are interested in litex are comparing it to the libraries listed below
Sorting:
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- LiteX boards files☆465Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,305Updated this week
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- Universal utility for programming FPGA☆1,554Feb 26, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,406Nov 18, 2025Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 3 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Small footprint and configurable Ethernet core☆276Feb 11, 2026Updated 3 weeks ago
- FPGA 101 lessons/labs☆407Jul 14, 2024Updated last year
- Visual editor for open FPGA boards☆1,877Feb 16, 2026Updated 2 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 9 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Feb 26, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,056Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago