Build your hardware, easily!
☆4,009Jul 23, 2026Updated this week
Alternatives and similar repositories for litex
Users that are interested in litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 6 months ago
- Linux on LiteX-VexRiscv☆729Jun 22, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- LiteX boards files☆491Updated this week
- A modern hardware definition language and toolchain based on Python☆2,056Jul 16, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,711Updated this week
- Yosys Open SYnthesis Suite☆4,623Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Universal utility for programming FPGA☆1,689Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,609Nov 18, 2025Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,188Updated this week
- Small footprint and configurable DRAM core☆529Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Small footprint and configurable Ethernet core☆288Jul 2, 2026Updated 3 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Scala based HDL☆2,020Updated this week
- FPGA 101 lessons/labs☆425May 27, 2026Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆714Jul 14, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,428Jun 18, 2026Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆903Jun 5, 2025Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,608Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- cocotb: Python-based chip (RTL) verification☆2,451Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆463May 9, 2026Updated 2 months ago
- Visual editor for open FPGA boards☆1,916Jul 8, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,767Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,126Updated this week
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,984Jul 14, 2026Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 6 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Small footprint and configurable embedded FPGA logic analyzer☆206Jul 14, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- ECP5 breakout board in a feather physical format☆534Nov 6, 2024Updated last year