Build your hardware, easily!
☆3,884May 18, 2026Updated last week
Alternatives and similar repositories for litex
Users that are interested in litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- LiteX boards files☆484Updated this week
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- Yosys Open SYnthesis Suite☆4,464Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Universal utility for programming FPGA☆1,635Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,517Nov 18, 2025Updated 6 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,071May 16, 2026Updated last week
- Small footprint and configurable DRAM core☆502May 12, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable Ethernet core☆283Updated this week
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- FPGA 101 lessons/labs☆416Jul 14, 2024Updated last year
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- Small footprint and configurable PCIe core☆695Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,413May 12, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆887Jun 5, 2025Updated 11 months ago
- Visual editor for open FPGA boards☆1,907Feb 16, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- An Open-source FPGA IP Generator☆1,104Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,474May 18, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 2 weeks ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Small footprint and configurable embedded FPGA logic analyzer☆203May 11, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,661May 17, 2026Updated last week
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- ECP5 breakout board in a feather physical format☆529Nov 6, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week