YosysHQ / sby

Related projects ⓘ

Alternatives and complementary repositories for sby

• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆493Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆519Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆369Updated last week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆297Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆527Updated this week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆491Updated 10 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆308Updated 4 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆627Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆270Updated 4 years ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆282Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆626Updated last week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆226Updated 2 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆255Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆382Updated last month
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆251Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆289Updated 5 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆291Updated 3 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆389Updated 3 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆236Updated 2 months ago