Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
☆97Jun 10, 2015Updated 11 years ago
Alternatives and similar repositories for debit
Users that are interested in debit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆31Aug 9, 2012Updated 14 years ago
- reverse-engineering tools for FPGA bitstreams (mirrored from https://code.google.com/p/debit)☆11Mar 20, 2015Updated 11 years ago
- C code to parse xilinx bitstream. See http://lastweek.io/fpga/bitstream/☆42May 31, 2023Updated 3 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- ☆18May 24, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- public domain tools for FPGAs☆332Feb 7, 2017Updated 9 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆48Oct 21, 2019Updated 7 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 9 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 12 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Apr 1, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Reverse engineering the XC2064 FPGA☆90May 25, 2021Updated 5 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- Open source implementation of a x86 processor http://zet.aluzina.org☆11Mar 17, 2014Updated 12 years ago
- E300 Development☆13Feb 1, 2024Updated 2 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- Cyclone V bitstream reverse-engineering project☆139Oct 19, 2023Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆42Jun 23, 2015Updated 11 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- PCB for multisync switch for Atari☆25Mar 25, 2018Updated 8 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- K1208 A1200 fastmem board CPLD logic☆16May 5, 2018Updated 8 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IPDBG☆15Updated this week
- BLAKE3 on FPGA☆10Feb 21, 2022Updated 4 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Defender arcade game code reverse engineered back into source.☆11Jan 8, 2022Updated 4 years ago
- ☆29Jun 26, 2014Updated 12 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year