djn3m0 / debit
Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
☆82Updated 9 years ago
Alternatives and similar repositories for debit:
Users that are interested in debit are comparing it to the libraries listed below
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Cyclone V bitstream reverse-engineering project☆116Updated last year
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Bitfile Interpretation Library for Xilinx Virtex FPGAs☆26Updated 12 years ago
- A wishbone controlled scope for FPGA's☆75Updated last year
- ☆43Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆104Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- Small footprint and configurable SATA core☆134Updated last month
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- ☆39Updated 2 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.☆133Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆33Updated last year
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- 妖刀夢渡☆59Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- VHDL library 4 FPGAs☆169Updated 2 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- ☆22Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆104Updated 3 years ago
- ☆103Updated 2 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆80Updated last year