chipsalliance / fasmLinks
FPGA Assembly (FASM) Parser and Generator
☆97Updated 3 years ago
Alternatives and similar repositories for fasm
Users that are interested in fasm are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆147Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- The specification for the FIRRTL language☆63Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Visual Simulation of Register Transfer Logic☆101Updated last month
- Naive Educational RISC V processor☆88Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆56Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆87Updated last month
- Demo SoC for SiliconCompiler.☆61Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated 2 weeks ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆85Updated 9 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆227Updated last year
- FuseSoC standard core library☆147Updated 4 months ago
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- ACT hardware description language and core tools.☆120Updated this week
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago