chipsalliance / fasmLinks
FPGA Assembly (FASM) Parser and Generator
☆97Updated 3 years ago
Alternatives and similar repositories for fasm
Users that are interested in fasm are comparing it to the libraries listed below
Sorting:
- FPGA tool performance profiling☆102Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆148Updated 2 months ago
- The specification for the FIRRTL language☆62Updated this week
- ☆56Updated 3 years ago
- Visual Simulation of Register Transfer Logic☆102Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Naive Educational RISC V processor☆89Updated last week
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆165Updated last week
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆112Updated 4 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Main page☆128Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago