FPGA Assembly (FASM) Parser and Generator
☆103Jul 25, 2022Updated 4 years ago
Alternatives and similar repositories for fasm
Users that are interested in fasm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- ☆64Jul 4, 2022Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- FOSS Flow For FPGA☆453Jan 6, 2025Updated last year
- Cross EDA Abstraction and Automation☆45Updated this week
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,784Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆26Dec 17, 2019Updated 6 years ago
- Project X-Ray Database: XC7 Series☆80Dec 14, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated 2 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 3 months ago
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- A Freepascal library for sending SMS with Twilio☆15Aug 23, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,855Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- generate C++ reader/writer from XSD schema☆10Oct 12, 2026Updated 2 weeks ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆16Jan 25, 2026Updated 9 months ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Manythread RISC-V overlay for FPGA clusters☆40Sep 16, 2025Updated last year