FPGA Assembly (FASM) Parser and Generator
☆103Jul 25, 2022Updated 4 years ago
Alternatives and similar repositories for fasm
Users that are interested in fasm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Build Customized FPGA Implementations for Vivado☆385Updated this week
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆313Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,259Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- GUI for SymbiYosys☆18Aug 4, 2026Updated 3 weeks ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆19Dec 4, 2020Updated 5 years ago
- FOSS Flow For FPGA☆448Jan 6, 2025Updated last year
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆265Oct 11, 2024Updated last year
- Project X-Ray Database: XC7 Series☆76Dec 14, 2021Updated 4 years ago
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated last week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- ☆13Jun 21, 2026Updated 2 months ago
- ☆61Jul 4, 2022Updated 4 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- nextpnr portable FPGA place and route tool☆1,740Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Implementation of the core of an exokernel-style operating system☆12Dec 6, 2014Updated 11 years ago
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,718Updated this week
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆56Apr 8, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆18Jan 16, 2026Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.☆25Dec 17, 2019Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆153Jul 19, 2026Updated last month