FPGA Assembly (FASM) Parser and Generator
☆99Jul 25, 2022Updated 3 years ago
Alternatives and similar repositories for fasm
Users that are interested in fasm are comparing it to the libraries listed below
Sorting:
- Build Customized FPGA Implementations for Vivado☆355Feb 19, 2026Updated last week
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Updated this week
- FOSS Flow For FPGA☆425Jan 6, 2025Updated last year
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 8 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆252Oct 11, 2024Updated last year
- Implementation of the core of an exokernel-style operating system☆11Dec 6, 2014Updated 11 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 3 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated last month
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated last month
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆17Dec 4, 2020Updated 5 years ago
- Line thinning library for binary images☆20Jan 14, 2023Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- ☆59Jul 4, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,056Updated this week