Build Customized FPGA Implementations for Vivado
☆395Oct 29, 2026Updated this week
Alternatives and similar repositories for RapidWright
Users that are interested in RapidWright are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆93Feb 11, 2020Updated 6 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- Vitis HLS LLVM source code and examples☆418Aug 4, 2026Updated 2 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- An Open-source FPGA IP Generator☆1,166Updated this week
- ☆88Mar 5, 2024Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- RapidSmith2 - the Vivado successor to RapidSmith. Released Jan 4, 2017.☆44Dec 14, 2019Updated 6 years ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆344Jan 20, 2025Updated last year
- ☆64Jul 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18May 25, 2026Updated 5 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 10 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- SDAccel Examples☆361May 20, 2022Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆185Apr 25, 2025Updated last year
- Xilinx Tcl Store☆379Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- PYNQ Composabe Overlays☆81Jun 17, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,058Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,269Updated this week