Xilinx / RapidWright
Build Customized FPGA Implementations for Vivado
☆308Updated this week
Alternatives and similar repositories for RapidWright:
Users that are interested in RapidWright are comparing it to the libraries listed below
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆265Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆562Updated this week
- UVM 1.2 port to Python☆250Updated last month
- Bus bridges and other odds and ends☆529Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆268Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆171Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆238Updated 5 months ago
- Common SystemVerilog components☆593Updated last week
- VeeR EL2 Core☆268Updated last week
- AXI interface modules for Cocotb☆245Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 4 months ago
- ☆310Updated 6 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆411Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆213Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆198Updated 5 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆363Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆249Updated 2 weeks ago
- Fabric generator and CAD tools☆163Updated last month
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆383Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆189Updated 2 weeks ago
- Code used in☆180Updated 7 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 3 weeks ago
- Verilog Configurable Cache☆174Updated 3 months ago
- PCI express simulation framework for Cocotb☆154Updated last year
- The UVM written in Python☆415Updated this week