YosysHQ / icestormLinks
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
☆1,094Updated 2 weeks ago
Alternatives and similar repositories for icestorm
Users that are interested in icestorm are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,528Updated this week
- Open source ecosystem for open FPGA boards☆896Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆828Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,307Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆428Updated 3 weeks ago
- Place and route tool for FPGAs☆422Updated 6 years ago
- Universal utility for programming FPGA☆1,435Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,190Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated last month
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- ECP5 breakout board in a feather physical format☆505Updated 11 months ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆826Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,655Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆662Updated 3 weeks ago
- VHDL compiler and simulator☆744Updated this week
- Small and low cost FPGA educational and development board☆625Updated 8 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆594Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆729Updated 8 months ago
- PCB for ULX3S FPGA R&D board☆407Updated 5 months ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆585Updated this week
- A modern hardware definition language and toolchain based on Python☆1,815Updated last month
- VHDL synthesis (based on ghdl)☆346Updated 4 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆792Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,874Updated this week
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- A small, light weight, RISC CPU soft core☆1,462Updated 2 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆410Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆553Updated last month
- Yosys Open SYnthesis Suite☆4,062Updated this week