YosysHQ / icestormLinks
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
☆1,101Updated last month
Alternatives and similar repositories for icestorm
Users that are interested in icestorm are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,536Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,310Updated 3 weeks ago
- Open source ecosystem for open FPGA boards☆903Updated this week
- Place and route tool for FPGAs☆422Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,352Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆679Updated 3 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,210Updated this week
- Universal utility for programming FPGA☆1,456Updated last week
- VHDL compiler and simulator☆745Updated last week
- Small and low cost FPGA educational and development board☆630Updated 8 months ago
- SERV - The SErial RISC-V CPU☆1,661Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆793Updated 2 months ago
- PCB for ULX3S FPGA R&D board☆411Updated 6 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆595Updated 3 months ago
- Linux on LiteX-VexRiscv☆666Updated last month
- VHDL synthesis (based on ghdl)☆349Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆592Updated this week
- A modern hardware definition language and toolchain based on Python☆1,830Updated 2 weeks ago
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆830Updated 5 years ago
- Visual editor for open FPGA boards☆1,830Updated 2 months ago
- ECP5 breakout board in a feather physical format☆507Updated 11 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆728Updated 9 months ago
- Yosys Open SYnthesis Suite☆4,098Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆673Updated 3 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated last month
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,893Updated this week
- cocotb: Python-based chip (RTL) verification☆2,125Updated this week
- ☆285Updated 2 years ago