Alternatives and similar repositories for icestorm

Users that are interested in icestorm are comparing it to the libraries listed below

• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,444Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆849Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆801Updated 2 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,059Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,275Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,293Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆415Updated last month
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,344Updated this week
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆420Updated 5 years ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,589Updated 2 weeks ago
• nickg / nvc
  VHDL compiler and simulator
  ☆696Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆636Updated 3 weeks ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆667Updated 6 months ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,832Updated this week
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆672Updated 3 years ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,986Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,409Updated 3 months ago
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆393Updated last month
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆335Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,293Updated last year
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆641Updated 4 months ago
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆805Updated 5 years ago
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆554Updated this week
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆498Updated 6 months ago
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,779Updated last month
• tinyfpga / TinyFPGA-Bootloader
  An open source USB bootloader for FPGAs
  ☆365Updated last year
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆630Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆775Updated 3 weeks ago