Alternatives and similar repositories for icestorm

Users that are interested in icestorm are comparing it to the libraries listed below

• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,569Updated this week
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆928Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆840Updated 6 months ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,316Updated 2 months ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆433Updated last month
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆679Updated 3 years ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆423Updated 6 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,267Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,371Updated 2 weeks ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,487Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆757Updated last week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆839Updated 5 years ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆507Updated last year
• YosysHQ / apicula
  Project Apicula 🐝: bitstream documentation for Gowin FPGAs
  ☆603Updated last week
• icebreaker-fpga / icebreaker
  Small and low cost FPGA educational and development board
  ☆639Updated 10 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆667Updated last week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,862Updated last week
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆4,174Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆803Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,704Updated last month
• emard / ulx3s
  PCB for ULX3S FPGA R&D board
  ☆417Updated 7 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,927Updated last week
• FPGAwars / icestudio
  Visual editor for open FPGA boards
  ☆1,843Updated last week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 4 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆353Updated last month
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆734Updated 10 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,175Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆678Updated 4 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,891Updated last week