YosysHQ / icestormLinks
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
☆1,094Updated 3 months ago
Alternatives and similar repositories for icestorm
Users that are interested in icestorm are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,515Updated this week
- A Python toolbox for building complex digital hardware☆1,305Updated 3 months ago
- Open source ecosystem for open FPGA boards☆889Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆829Updated 3 months ago
- Documenting the Lattice ECP5 bit-stream format.☆426Updated this week
- Place and route tool for FPGAs☆424Updated 6 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆675Updated 3 years ago
- Universal utility for programming FPGA☆1,420Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,341Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,159Updated this week
- Small and low cost FPGA educational and development board☆623Updated 7 months ago
- VHDL compiler and simulator☆733Updated this week
- A modern hardware definition language and toolchain based on Python☆1,775Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆655Updated last week
- Visual editor for open FPGA boards☆1,815Updated last month
- ECP5 breakout board in a feather physical format☆505Updated 10 months ago
- SERV - The SErial RISC-V CPU☆1,641Updated 3 months ago
- PCB for ULX3S FPGA R&D board☆404Updated 4 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆789Updated last month
- Learn how to design digital systems and synthesize them into an FPGA using only opensource tools☆825Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,028Updated this week
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆587Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆589Updated last month
- VHDL synthesis (based on ghdl)☆346Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆725Updated 7 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,859Updated this week
- A small, light weight, RISC CPU soft core☆1,462Updated last month
- Verilog library for ASIC and FPGA designers☆1,338Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week