Alternatives and similar repositories for migen

Users that are interested in migen are comparing it to the libraries listed below

• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆682Updated 4 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated 2 weeks ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,604Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,129Updated 4 months ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆849Updated 8 months ago
• myhdl / myhdl
  The MyHDL development repository
  ☆1,110Updated 10 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,900Updated 2 weeks ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 6 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆772Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,127Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,746Updated last week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆684Updated last month
• FPGAwars / apio
  Open source ecosystem for open FPGA boards
  ☆949Updated this week
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆442Updated 3 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,507Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆748Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆813Updated this week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,540Updated last week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,977Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,341Updated last week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆697Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,251Updated this week
• Obijuan / open-fpga-verilog-tutorial
  Learn how to design digital systems and synthesize them into an FPGA using only opensource tools
  ☆844Updated 5 years ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆355Updated last month
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆682Updated 6 months ago
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆466Updated 3 weeks ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆424Updated 6 years ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,715Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,392Updated last year
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆3,008Updated last month