A Python toolbox for building complex digital hardware
☆1,327Jan 5, 2026Updated 5 months ago
Alternatives and similar repositories for migen
Users that are interested in migen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 5 months ago
- Build your hardware, easily!☆3,927Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 2 weeks ago
- The MyHDL development repository☆1,119Apr 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,513Updated this week
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- Small footprint and configurable DRAM core☆509Jun 2, 2026Updated last week
- magma circuits☆263Oct 19, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Linux on LiteX-VexRiscv☆714May 28, 2026Updated 2 weeks ago
- Visual editor for open FPGA boards☆1,912May 28, 2026Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated last month
- ECP5 breakout board in a feather physical format☆532Nov 6, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- FPGA 101 lessons/labs☆418May 27, 2026Updated 2 weeks ago
- Scala based HDL☆2,000Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable Ethernet core☆284Updated this week
- Small footprint and configurable embedded FPGA logic analyzer☆204Jun 2, 2026Updated last week
- LiteX boards files☆484Jun 5, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆893Jun 5, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 4 months ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated last week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,416Jun 5, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆458Apr 5, 2026Updated 2 months ago
- Small footprint and configurable PCIe core☆704Jun 4, 2026Updated last week
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆722Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year