Alternatives and similar repositories for migen:

Users that are interested in migen are comparing it to the libraries listed below

• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,232Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,356Updated this week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,017Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,467Updated last month
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆664Updated 3 years ago
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆779Updated last week
• myhdl / myhdl
  The MyHDL development repository
  ☆1,059Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆602Updated 6 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,235Updated 8 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,249Updated this week
• cocotb / cocotb
  cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
  ☆1,864Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆654Updated last week
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,610Updated last month
• drom / awesome-hdl
  Hardware Description Languages
  ☆982Updated 4 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,338Updated last month
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆416Updated 5 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆404Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆562Updated 4 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆920Updated this week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆856Updated 2 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆756Updated this week
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆315Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆653Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,216Updated 6 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆898Updated this week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,115Updated this week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆510Updated 3 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,441Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,545Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆636Updated 2 months ago