A Python toolbox for building complex digital hardware
☆1,324Jan 5, 2026Updated 4 months ago
Alternatives and similar repositories for migen
Users that are interested in migen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- Build your hardware, easily!☆3,884Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- The MyHDL development repository☆1,117Apr 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Small footprint and configurable DRAM core☆502May 12, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,162Feb 26, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- Visual editor for open FPGA boards☆1,907Feb 16, 2026Updated 3 months ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 2 weeks ago
- ECP5 breakout board in a feather physical format☆529Nov 6, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- FPGA 101 lessons/labs☆414Jul 14, 2024Updated last year
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable Ethernet core☆283Updated this week
- Small footprint and configurable embedded FPGA logic analyzer☆203May 11, 2026Updated last week
- LiteX boards files☆484Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆883Jun 5, 2025Updated 11 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 13, 2026Updated last week
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 3 months ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Universal utility for programming FPGA☆1,635Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,413May 12, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- Small footprint and configurable PCIe core☆695Updated this week
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆719May 14, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- A utility for Composing FPGA designs from Peripherals☆188Dec 23, 2024Updated last year