m-labs / migenLinks
A Python toolbox for building complex digital hardware
☆1,288Updated last month
Alternatives and similar repositories for migen
Users that are interested in migen are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆675Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,307Updated 3 weeks ago
- nextpnr portable FPGA place and route tool☆1,468Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆808Updated last month
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,078Updated last month
- A modern hardware definition language and toolchain based on Python☆1,722Updated last week
- The MyHDL development repository☆1,085Updated 3 months ago
- Documenting the Lattice ECP5 bit-stream format.☆420Updated 2 months ago
- Linux on LiteX-VexRiscv☆648Updated last week
- Modular hardware build system☆1,044Updated this week
- VHDL compiler and simulator☆716Updated this week
- SERV - The SErial RISC-V CPU☆1,611Updated last month
- An abstraction library for interfacing EDA tools☆699Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,423Updated 5 months ago
- Universal utility for programming FPGA☆1,367Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆781Updated 2 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆581Updated 4 years ago
- Open source ecosystem for open FPGA boards☆868Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆668Updated 2 weeks ago
- Place and route tool for FPGAs☆422Updated 5 years ago
- cocotb: Python-based chip (RTL) verification☆2,025Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆330Updated 2 months ago
- Verilog library for ASIC and FPGA designers☆1,309Updated last year
- Small footprint and configurable PCIe core☆563Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆662Updated last week
- An Open-source FPGA IP Generator☆937Updated this week
- An open-source static random access memory (SRAM) compiler.☆919Updated last week
- Small footprint and configurable DRAM core☆424Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,093Updated this week
- Build your hardware, easily!☆3,396Updated this week