m-labs / migenLinks
A Python toolbox for building complex digital hardware
☆1,301Updated 2 months ago
Alternatives and similar repositories for migen
Users that are interested in migen are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆677Updated 3 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- nextpnr portable FPGA place and route tool☆1,494Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,089Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆818Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆1,762Updated 2 weeks ago
- The MyHDL development repository☆1,094Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- VHDL compiler and simulator☆729Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆585Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆655Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆784Updated last week
- Universal utility for programming FPGA☆1,390Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,831Updated last week
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,058Updated last week
- A small, light weight, RISC CPU soft core☆1,449Updated 2 weeks ago
- Modular hardware build system☆1,063Updated this week
- Build your hardware, easily!☆3,456Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Open source ecosystem for open FPGA boards☆881Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,137Updated this week
- Small footprint and configurable PCIe core☆575Updated last month
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- Yosys Open SYnthesis Suite☆3,985Updated last week
- Hardware Description Languages☆1,055Updated last month
- Small footprint and configurable DRAM core☆433Updated last month
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated last week