m-labs / migen
A Python toolbox for building complex digital hardware
☆1,230Updated last month
Related projects ⓘ
Alternatives and complementary repositories for migen
- Package manager and build abstraction tool for FPGA/ASIC development☆1,206Updated 2 weeks ago
- nextpnr portable FPGA place and route tool☆1,314Updated 3 weeks ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆661Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆774Updated this week
- Universal utility for programming FPGA☆1,218Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,002Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,580Updated this week
- A small, light weight, RISC CPU soft core☆1,305Updated last month
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- Build your hardware, easily!☆3,013Updated this week
- SERV - The SErial RISC-V CPU☆1,442Updated last week
- The MyHDL development repository☆1,047Updated last month
- An abstraction library for interfacing EDA tools☆645Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆742Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- VHDL compiler and simulator☆636Updated this week
- Small footprint and configurable PCIe core☆483Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆311Updated last month
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆551Updated 3 years ago
- Hardware Description Languages☆971Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,514Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆602Updated this week
- Verilog library for ASIC and FPGA designers☆1,193Updated 6 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,017Updated this week
- Modular hardware build system☆862Updated this week
- An Open-source FPGA IP Generator☆838Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆858Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆624Updated this week
- Small footprint and configurable DRAM core☆382Updated last month
- Open source ecosystem for open FPGA boards☆801Updated this week