m-labs / migen
A Python toolbox for building complex digital hardware
☆1,252Updated 2 weeks ago
Alternatives and similar repositories for migen:
Users that are interested in migen are comparing it to the libraries listed below
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆666Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,384Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,240Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,033Updated 2 weeks ago
- Universal utility for programming FPGA☆1,267Updated this week
- A modern hardware definition language and toolchain based on Python☆1,636Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆405Updated last month
- The MyHDL development repository☆1,064Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆781Updated this week
- SERV - The SErial RISC-V CPU☆1,486Updated 3 weeks ago
- The original high performance and small footprint system-on-chip based on Migen™☆318Updated last week
- Linux on LiteX-VexRiscv☆614Updated 7 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆626Updated this week
- Build your hardware, easily!☆3,161Updated this week
- A small, light weight, RISC CPU soft core☆1,360Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆663Updated last week
- cocotb: Python-based chip (RTL) verification☆1,887Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆958Updated this week
- Open source ecosystem for open FPGA boards☆819Updated this week
- Verilog library for ASIC and FPGA designers☆1,248Updated 9 months ago
- Place and route tool for FPGAs☆417Updated 5 years ago
- Small footprint and configurable DRAM core☆390Updated last month
- Yosys Open SYnthesis Suite☆3,646Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆758Updated 2 weeks ago
- Hardware Description Languages☆1,002Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆414Updated 5 months ago
- Modular hardware build system☆925Updated this week
- A directory of Western Digital’s RISC-V SweRV Cores☆860Updated 4 years ago
- VHDL compiler and simulator☆666Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆426Updated last week