A Python toolbox for building complex digital hardware
☆1,329Jan 5, 2026Updated 7 months ago
Alternatives and similar repositories for migen
Users that are interested in migen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 7 months ago
- Build your hardware, easily!☆4,064Updated this week
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆688Jan 8, 2022Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆2,075Aug 23, 2026Updated last week
- The MyHDL development repository☆1,127Apr 10, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆223May 21, 2022Updated 4 years ago
- Yosys Open SYnthesis Suite☆4,727Updated this week
- nextpnr portable FPGA place and route tool☆1,743Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- Small footprint and configurable DRAM core☆542Aug 6, 2026Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,184Feb 26, 2026Updated 6 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Linux on LiteX-VexRiscv☆735Updated this week
- Visual editor for open FPGA boards☆1,924Aug 21, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆464Aug 9, 2026Updated 3 weeks ago
- ECP5 breakout board in a feather physical format☆542Nov 6, 2024Updated last year
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- Scala based HDL☆2,031Aug 12, 2026Updated 3 weeks ago
- FPGA 101 lessons/labs☆430May 27, 2026Updated 3 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,371Jul 31, 2026Updated last month
- A tutorial for using nmigen☆314Mar 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable embedded FPGA logic analyzer☆206Jul 25, 2026Updated last month
- Small footprint and configurable Ethernet core☆296Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- LiteX boards files☆496Aug 25, 2026Updated last week
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 7 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- Universal utility for programming FPGA☆1,719Updated this week
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆466Jul 2, 2026Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated last week
- Small footprint and configurable PCIe core☆724Updated this week
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆746Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆543Aug 5, 2026Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆193Updated this week