chipsalliance / f4pga-examples
Example designs showing different ways to use F4PGA toolchains.
☆267Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for f4pga-examples
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- FOSS Flow For FPGA☆361Updated last month
- A huge VHDL library for FPGA development☆347Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- An abstraction library for interfacing EDA tools☆645Updated this week
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- Small footprint and configurable DRAM core☆382Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆368Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- Bus bridges and other odds and ends☆490Updated 10 months ago
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆375Updated 3 weeks ago
- ☆295Updated last year
- A list of resources related to the open-source FPGA projects☆387Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆526Updated this week
- Common SystemVerilog components☆518Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆271Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆216Updated 2 weeks ago
- LiteX boards files☆379Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆407Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆169Updated 10 months ago