chipsalliance / f4pga-examplesLinks
Example designs showing different ways to use F4PGA toolchains.
☆276Updated last year
Alternatives and similar repositories for f4pga-examples
Users that are interested in f4pga-examples are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated 2 weeks ago
- FOSS Flow For FPGA☆389Updated 5 months ago
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- VHDL synthesis (based on ghdl)☆335Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- FuseSoC standard core library☆143Updated 3 weeks ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- A simple, basic, formally verified UART controller☆304Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- An abstraction library for interfacing EDA tools☆696Updated last week
- Fabric generator and CAD tools.☆187Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- VeeR EL2 Core☆286Updated 2 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆177Updated 3 weeks ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆272Updated last year
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- VHDL library 4 FPGAs☆179Updated this week
- A curated list of awesome resources for HDL design and verification☆151Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated last month
- Style guide enforcement for VHDL☆211Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated this week
- A list of resources related to the open-source FPGA projects☆413Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆171Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- SystemVerilog synthesis tool☆196Updated 3 months ago