chipsalliance / f4pga-examplesLinks
Example designs showing different ways to use F4PGA toolchains.
☆276Updated last year
Alternatives and similar repositories for f4pga-examples
Users that are interested in f4pga-examples are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- FOSS Flow For FPGA☆412Updated 10 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated last year
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- A simple, basic, formally verified UART controller☆312Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- A list of resources related to the open-source FPGA projects☆431Updated 2 years ago
- Small footprint and configurable DRAM core☆450Updated 3 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆407Updated this week
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- VHDL synthesis (based on ghdl)☆352Updated last week
- LiteX boards files☆444Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆281Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆237Updated 2 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆431Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆451Updated last year
- A curated list of awesome resources for HDL design and verification☆164Updated last week
- Fabric generator and CAD tools.☆206Updated this week
- CORE-V Family of RISC-V Cores☆304Updated 9 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆286Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆361Updated 8 months ago
- CoreScore☆167Updated 3 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆331Updated 11 months ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- SystemVerilog synthesis tool☆217Updated 8 months ago
- A full-speed device-side USB peripheral core written in Verilog.☆235Updated 3 years ago
- VHDL library 4 FPGAs☆181Updated last week