chipsalliance / f4pga-examplesLinks
Example designs showing different ways to use F4PGA toolchains.
☆276Updated last year
Alternatives and similar repositories for f4pga-examples
Users that are interested in f4pga-examples are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- FOSS Flow For FPGA☆401Updated 7 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- A simple, basic, formally verified UART controller☆309Updated last year
- A curated list of awesome resources for HDL design and verification☆156Updated last week
- A list of resources related to the open-source FPGA projects☆423Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- Example LED blinking project for your FPGA dev board of choice☆179Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- VHDL synthesis (based on ghdl)☆343Updated 3 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Small footprint and configurable DRAM core☆433Updated last month
- Fabric generator and CAD tools.☆193Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- A 32-bit RISC-V soft processor☆313Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- VeeR EL2 Core☆294Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- ☆98Updated last year
- SystemRDL 2.0 language compiler front-end☆257Updated 3 weeks ago
- VHDL library 4 FPGAs☆181Updated this week
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago