chipsalliance / f4pga-examplesLinks
Example designs showing different ways to use F4PGA toolchains.
☆276Updated last year
Alternatives and similar repositories for f4pga-examples
Users that are interested in f4pga-examples are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- FOSS Flow For FPGA☆399Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- A list of resources related to the open-source FPGA projects☆421Updated 2 years ago
- A simple, basic, formally verified UART controller☆307Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆393Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Small footprint and configurable DRAM core☆431Updated last month
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- A curated list of awesome resources for HDL design and verification☆156Updated last week
- LiteX boards files☆420Updated last week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Fabric generator and CAD tools.☆191Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- ☆336Updated 2 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆442Updated 10 months ago
- A 32-bit RISC-V soft processor☆312Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- https://caravel-user-project.readthedocs.io☆211Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆463Updated this week