chipsalliance / f4pga-examples
Example designs showing different ways to use F4PGA toolchains.
☆273Updated last year
Alternatives and similar repositories for f4pga-examples:
Users that are interested in f4pga-examples are comparing it to the libraries listed below
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated last week
- FOSS Flow For FPGA☆379Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆229Updated 5 months ago
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- A list of resources related to the open-source FPGA projects☆403Updated 2 years ago
- A huge VHDL library for FPGA development☆382Updated this week
- Small footprint and configurable DRAM core☆402Updated 2 months ago
- VHDL synthesis (based on ghdl)☆329Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆155Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆214Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- Example LED blinking project for your FPGA dev board of choice☆174Updated last month
- LiteX boards files☆396Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆296Updated last year
- FuseSoC standard core library☆130Updated 2 months ago
- Small footprint and configurable Ethernet core☆228Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆671Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆319Updated last month
- SystemVerilog to Verilog conversion☆610Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆384Updated 2 weeks ago
- VeeR EL2 Core☆269Updated 2 weeks ago
- SystemVerilog synthesis tool☆183Updated 3 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆436Updated last week
- VHDL library 4 FPGAs☆175Updated last week
- Opensource DDR3 Controller☆300Updated last week
- Bus bridges and other odds and ends☆531Updated last month
- A curated list of awesome resources for HDL design and verification☆146Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆394Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆137Updated 2 years ago