openXC7 / nextpnr-xilinx
Experimental flows using nextpnr for Xilinx devices
☆42Updated 3 weeks ago
Alternatives and similar repositories for nextpnr-xilinx:
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
- ☆45Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- Demo projects for various Kintex FPGA boards☆53Updated 10 months ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- ☆22Updated 3 years ago
- Naive Educational RISC V processor☆79Updated 6 months ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated last week
- assorted library of utility cores for amaranth HDL☆87Updated 6 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Nitro USB FPGA core☆84Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆28Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆90Updated 7 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆54Updated this week
- ☆45Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago