openXC7 / nextpnr-xilinxLinks
Experimental flows using nextpnr for Xilinx devices
☆53Updated last week
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
Sorting:
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- Nitro USB FPGA core☆85Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- ☆87Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- ☆71Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- Nix flake for openXC7☆43Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 7 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- CoreScore☆169Updated 2 weeks ago
- FuseSoC standard core library☆149Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Wishbone interconnect utilities☆43Updated 9 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago