openXC7 / nextpnr-xilinx
Experimental flows using nextpnr for Xilinx devices
☆41Updated 2 weeks ago
Alternatives and similar repositories for nextpnr-xilinx:
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated last month
- System on Chip toolkit for Amaranth HDL☆86Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆86Updated 4 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- ☆44Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Naive Educational RISC V processor☆78Updated 4 months ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆59Updated 9 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- A pipelined RISC-V processor☆50Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆74Updated 10 months ago
- FuseSoC standard core library☆125Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- PicoRV☆44Updated 4 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- Wishbone interconnect utilities☆38Updated last week
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆36Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆87Updated 5 months ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Demo projects for various Kintex FPGA boards☆50Updated 8 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆96Updated last year