Experimental flows using nextpnr for Xilinx devices
☆60Apr 18, 2026Updated 3 weeks ago
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Jul 10, 2024Updated last year
- Experimental flows using nextpnr for Xilinx devices☆258Oct 11, 2024Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆100Mar 23, 2026Updated last month
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆16Sep 5, 2023Updated 2 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆97Apr 10, 2026Updated last month
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆40May 1, 2026Updated last week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- Elements Software Development Kit☆13Jan 8, 2026Updated 4 months ago
- Documenting the Xilinx 7-series bit-stream format.☆879Jun 5, 2025Updated 11 months ago
- Demo projects for various Kintex FPGA boards☆68Feb 28, 2026Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Nix flake for openXC7☆48Mar 2, 2026Updated 2 months ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆15Sep 13, 2024Updated last year
- fpga i2c rtc oled based clock with alarm supports buzzer☆16May 15, 2021Updated 4 years ago
- The source code for the uWSDR cross platform GUI complete with DSP engine for narrow-band modes.☆10Jul 6, 2016Updated 9 years ago
- ☆16Oct 7, 2021Updated 4 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆66Mar 12, 2026Updated last month
- Universal utility for programming FPGA☆1,621Updated this week
- Audio DSP on an FPGA using eurorack-pmod + LiteX with firmware in Rust.☆17Oct 7, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A modern port of OpenOCD to WCH-Link RISC-V (see project wiki)☆22Feb 1, 2022Updated 4 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- simple wishbone client to read buttons and write leds☆19Nov 30, 2023Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- ☆20Mar 25, 2024Updated 2 years ago
- Simple USB HID Bootloader for STM32F0xx series☆12Jul 29, 2020Updated 5 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆15Apr 3, 2025Updated last year
- Opensource DDR3 Controller☆430Jan 18, 2026Updated 3 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28May 16, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- ☆34Nov 25, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- Symbolic execution of LLVM IR☆14Jan 3, 2024Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆26Jan 6, 2026Updated 4 months ago
- ☆13Mar 2, 2018Updated 8 years ago