openXC7 / nextpnr-xilinxLinks
Experimental flows using nextpnr for Xilinx devices
☆47Updated last week
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆62Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆76Updated 11 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 8 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- ☆45Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- Demo projects for various Kintex FPGA boards☆59Updated last week
- Bitstream relocation and manipulation tool.☆45Updated 2 years ago
- ☆46Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Naive Educational RISC V processor☆83Updated 7 months ago
- Nix flake for openXC7☆37Updated last month
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago