openXC7 / nextpnr-xilinx
Experimental flows using nextpnr for Xilinx devices
☆42Updated last week
Alternatives and similar repositories for nextpnr-xilinx:
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆69Updated 8 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated 3 weeks ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 6 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- ☆45Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- ☆66Updated 6 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month
- System on Chip toolkit for Amaranth HDL☆86Updated 5 months ago
- ☆77Updated last year
- Project X-Ray Database: XC7 Series☆66Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A pipelined RISC-V processor☆51Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- PicoRV☆44Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Board definitions for Amaranth HDL☆110Updated last month