openXC7 / nextpnr-xilinxLinks
Experimental flows using nextpnr for Xilinx devices
☆49Updated last month
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
Sorting:
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- ☆79Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆49Updated last month
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- ☆70Updated 11 months ago
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- CoreScore☆159Updated 6 months ago
- Nitro USB FPGA core☆87Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆49Updated 3 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week