openXC7 / nextpnr-xilinx
Experimental flows using nextpnr for Xilinx devices
☆44Updated this week
Alternatives and similar repositories for nextpnr-xilinx:
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- Board definitions for Amaranth HDL☆114Updated last month
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆95Updated last year
- ☆45Updated 2 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Naive Educational RISC V processor☆82Updated 6 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Project X-Ray Database: XC7 Series☆67Updated 3 years ago
- ☆45Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆69Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 5 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆26Updated 2 weeks ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆38Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- ☆22Updated 3 years ago
- A pipelined RISC-V processor☆55Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago