openXC7 / nextpnr-xilinx
Experimental flows using nextpnr for Xilinx devices
☆39Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for nextpnr-xilinx
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated this week
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- assorted library of utility cores for amaranth HDL☆81Updated last month
- Bitstream relocation and manipulation tool.☆39Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆60Updated 4 months ago
- ☆43Updated last year
- Nitro USB FPGA core☆83Updated 8 months ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆57Updated 6 months ago
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆44Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆72Updated 2 months ago
- A pipelined RISC-V processor☆47Updated 11 months ago
- Naive Educational RISC V processor☆71Updated 3 weeks ago
- ☆22Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆93Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Small footprint and configurable SPI core☆39Updated this week
- KiCad symbol library for sky130 and gf180mcu PDKs☆30Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆32Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆92Updated last year
- Spen's Official OpenOCD Mirror☆47Updated 8 months ago
- ☆39Updated last year
- ☆29Updated 3 years ago