openXC7 / nextpnr-xilinxLinks
Experimental flows using nextpnr for Xilinx devices
☆48Updated 2 weeks ago
Alternatives and similar repositories for nextpnr-xilinx
Users that are interested in nextpnr-xilinx are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated 3 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆79Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- ☆45Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆92Updated 9 months ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Demo projects for various Kintex FPGA boards☆60Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated last week
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- Nitro USB FPGA core☆85Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆43Updated 3 years ago
- Naive Educational RISC V processor☆84Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 4 months ago
- System on Chip toolkit for Amaranth HDL☆91Updated 8 months ago
- ☆69Updated 10 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated last week