YosysHQ / apicula
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
☆544Updated last week
Alternatives and similar repositories for apicula:
Users that are interested in apicula are comparing it to the libraries listed below
- Universal utility for programming FPGA☆1,291Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- current focus on Colorlight i5 and i9 & i9plus module☆287Updated 5 months ago
- LiteX boards files☆396Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆622Updated last week
- iCESugar FPGA Board (base on iCE40UP5k)☆381Updated 4 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,004Updated this week
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- PCB for ULX3S FPGA R&D board☆387Updated last year
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆260Updated last year
- ECP5 breakout board in a feather physical format☆499Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,411Updated last week
- Small footprint and configurable DRAM core☆402Updated 2 months ago
- An open source USB bootloader for FPGAs☆361Updated last year
- VHDL synthesis (based on ghdl)☆329Updated last month
- FOSS Flow For FPGA☆379Updated 2 months ago
- Example designs showing different ways to use F4PGA toolchains.☆273Updated last year
- Open source ecosystem for open FPGA boards☆830Updated last week
- SD-Card controller, using either SPI, SDIO, or eMMC interfaces☆257Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆634Updated 2 months ago
- An attempt to recreate the RP2040 PIO in an FPGA☆296Updated 9 months ago
- SERV - The SErial RISC-V CPU☆1,516Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆403Updated 2 years ago
- iCESugar series FPGA dev board☆172Updated 9 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆304Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆642Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,045Updated last month
- SystemVerilog to Verilog conversion☆610Updated 2 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆229Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,255Updated 2 weeks ago