YosysHQ / apicula
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
☆488Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for apicula
- Universal utility for programming FPGA☆1,213Updated this week
- PCB for ULX3S FPGA R&D board☆375Updated last year
- current focus on Colorlight i5 and i9 & i9plus module☆257Updated last month
- LiteX boards files☆376Updated this week
- ECP5 breakout board in a feather physical format☆489Updated this week
- Linux on LiteX-VexRiscv☆585Updated 4 months ago
- iCESugar FPGA Board (base on iCE40UP5k)☆358Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆841Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆249Updated 8 months ago
- iCESugar series FPGA dev board☆167Updated 4 months ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆291Updated 5 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated 2 weeks ago
- An open source USB bootloader for FPGAs☆356Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆265Updated 7 months ago
- Small and low cost FPGA educational and development board☆574Updated last week
- Small footprint and configurable DRAM core☆381Updated last month
- nextpnr portable FPGA place and route tool☆1,305Updated 2 weeks ago
- FOSS Flow For FPGA☆359Updated 3 weeks ago
- A full-speed device-side USB peripheral core written in Verilog.☆215Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆997Updated 3 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆242Updated last year
- List of FPGA Lattice boards using open tools☆307Updated 7 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆398Updated last month
- SERV - The SErial RISC-V CPU☆1,435Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆598Updated this week
- A list of resources related to the open-source FPGA projects☆385Updated last year
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆658Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆299Updated last year