gatecat / TrellisBoardLinks
Ultimate ECP5 development board
☆106Updated 5 years ago
Alternatives and similar repositories for TrellisBoard
Users that are interested in TrellisBoard are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- FPGA USB stack written in LiteX☆127Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Logicbone ECP5 Development Board☆117Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆108Updated 3 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆73Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆179Updated last week
- List of all links you can try with ULX3S☆99Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Bootloader for Fomu☆101Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Board definitions for Amaranth HDL☆117Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated this week
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Small footprint and configurable SPI core☆42Updated last week
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- ☆41Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- ☆60Updated last year
- CoreScore☆155Updated 4 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆91Updated 5 years ago