chipsalliance / f4pgaLinks
FOSS Flow For FPGA
☆401Updated 7 months ago
Alternatives and similar repositories for f4pga
Users that are interested in f4pga are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- Small footprint and configurable DRAM core☆433Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆407Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago
- A list of resources related to the open-source FPGA projects☆423Updated 2 years ago
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- A dependency management tool for hardware projects.☆315Updated last month
- ☆293Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆338Updated this week
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- VHDL synthesis (based on ghdl)☆343Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆310Updated 5 months ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- VeeR EL2 Core☆294Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- ☆339Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 9 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago