FOSS Flow For FPGA
☆453Jan 6, 2025Updated last year
Alternatives and similar repositories for f4pga
Users that are interested in f4pga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Documentation for F4PGA☆29Oct 3, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,858Updated this week
- An Open-source FPGA IP Generator☆1,166Updated this week
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Universal utility for programming FPGA☆1,782Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- Modular hardware build system☆1,239Updated this week
- ☆64Jul 4, 2022Updated 4 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- Build your hardware, easily!☆4,188Updated this week
- A modern hardware definition language and toolchain based on Python☆2,120Sep 18, 2026Updated last month
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated 2 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,992Mar 25, 2026Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆481Oct 28, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,799Updated this week
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- Framework Open EDA Gui☆75Dec 11, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆476Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- A configurable RTL to bitstream FPGA toolchain☆65Oct 26, 2026Updated last week