chipsalliance / f4pgaLinks
FOSS Flow For FPGA
☆409Updated 9 months ago
Alternatives and similar repositories for f4pga
Users that are interested in f4pga are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆234Updated last month
- A dependency management tool for hardware projects.☆327Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- Small footprint and configurable DRAM core☆444Updated this week
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆344Updated this week
- An abstraction library for interfacing EDA tools☆716Updated last week
- VHDL synthesis (based on ghdl)☆347Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆315Updated 7 months ago
- ☆297Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- ☆352Updated 2 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- Common SystemVerilog components☆665Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆653Updated last month