FOSS Flow For FPGA
☆425Jan 6, 2025Updated last year
Alternatives and similar repositories for f4pga
Users that are interested in f4pga are comparing it to the libraries listed below
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆302Feb 25, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆851Jun 5, 2025Updated 9 months ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- An Open-source FPGA IP Generator☆1,056Updated this week
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- Universal utility for programming FPGA☆1,554Feb 26, 2026Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆254Oct 11, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- Build your hardware, easily!☆3,747Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,210Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Modular hardware build system☆1,131Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,724Sep 15, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆332Feb 13, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 7 months ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Feb 25, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Updated this week
- ☆59Jul 4, 2022Updated 3 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago