Documenting Lattice's 28nm FPGA parts
☆148Updated this week
Alternatives and similar repositories for prjoxide
Users that are interested in prjoxide are comparing it to the libraries listed below
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆447Updated this week
- Experimental flows using nextpnr for Xilinx devices☆252Oct 11, 2024Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated 8 months ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- ☆63Jul 21, 2020Updated 5 years ago
- Board definitions for Amaranth HDL☆122Feb 18, 2026Updated last week
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Nov 7, 2024Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆640Updated this week
- ☆16Jun 13, 2021Updated 4 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆94Feb 20, 2026Updated last week
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated last month
- Cyclone V bitstream reverse-engineering project☆131Oct 19, 2023Updated 2 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated last month
- An FPGA reverse engineering and documentation project☆65Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated last week
- EasyNIC: an easy-to-use host interface for network cards☆43May 30, 2018Updated 7 years ago
- KiCad bus length matching script.☆30Jun 16, 2024Updated last year
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- PCB for ULX3S FPGA R&D board☆423Apr 27, 2025Updated 10 months ago