Documenting Lattice's 28nm FPGA parts
☆153Jul 18, 2026Updated this week
Alternatives and similar repositories for prjoxide
Users that are interested in prjoxide are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆103May 16, 2023Updated 3 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- Documenting the Lattice ECP5 bit-stream format.☆463May 9, 2026Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆261Oct 11, 2024Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Jun 10, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆83Feb 9, 2022Updated 4 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆687Jan 8, 2022Updated 4 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 4 years ago
- 妖刀夢渡☆64Apr 2, 2019Updated 7 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- nextpnr portable FPGA place and route tool☆1,710Updated this week
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 4 months ago
- Board definitions for Amaranth HDL☆127Jun 20, 2026Updated last month
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- WIP: KiCad bus length matching script. MOVED TO CODEBERG!☆30Jun 16, 2024Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- ECP5 breakout board in a feather physical format☆534Nov 6, 2024Updated last year
- Tool to fix FT2232's uart interface configuration for ecp5evn (LFE5UM5G-85F-EVN) board☆13Jun 17, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LiteX project for the ButterStick bootloader☆14Mar 13, 2023Updated 3 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjcombine/] An FPGA reverse engineering and documentation project☆65Mar 12, 2026Updated 4 months ago
- Cyclone V bitstream reverse-engineering project☆134Oct 19, 2023Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆95Nov 7, 2024Updated last year
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆677Jul 10, 2026Updated last week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modern hardware definition language and toolchain based on Python☆2,053Updated this week
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated 5 months ago
- ☆16Jun 13, 2021Updated 5 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 4 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 6 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- ☆12Jun 4, 2021Updated 5 years ago