An abstraction library for interfacing EDA tools
☆786Aug 12, 2026Updated this week
Alternatives and similar repositories for edalize
Users that are interested in edalize are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- SystemVerilog compiler and language services☆1,112Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,908Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- SERV - The SErial RISC-V CPU☆1,859Jul 10, 2026Updated last month
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- An Open-source FPGA IP Generator☆1,133Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,897Mar 25, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A dependency management tool for hardware projects.☆383Updated this week
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,331Jan 5, 2026Updated 7 months ago
- Universal utility for programming FPGA☆1,705Updated this week
- Modular hardware build system☆1,198Updated this week
- Yosys Open SYnthesis Suite☆4,664Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,067Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code generation tool for control and status registers☆464Jul 16, 2026Updated 3 weeks ago
- FuseSoC standard core library☆169Apr 28, 2026Updated 3 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆383Jul 30, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆905Jun 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,654Aug 5, 2026Updated last week
- VHDL synthesis (based on ghdl)☆369Jun 22, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,008Updated this week
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- draws an SVG schematic from a JSON netlist☆813Jan 25, 2024Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,725Updated this week