An abstraction library for interfacing EDA tools
☆792Aug 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for edalize
Users that are interested in edalize are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆473Updated this week
- cocotb: Python-based chip (RTL) verification☆2,487Updated this week
- SystemVerilog compiler and language services☆1,126Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,927Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- An Open-source FPGA IP Generator☆1,142Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,927Mar 25, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A dependency management tool for hardware projects.☆389Aug 20, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,329Jan 5, 2026Updated 7 months ago
- Universal utility for programming FPGA☆1,720Aug 26, 2026Updated last week
- Modular hardware build system☆1,205Updated this week
- Yosys Open SYnthesis Suite☆4,727Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A modern hardware definition language and toolchain based on Python☆2,075Aug 23, 2026Updated last week
- FuseSoC standard core library☆170Aug 19, 2026Updated 2 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Build Customized FPGA Implementations for Vivado☆385Updated this week
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆909Jun 5, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,677Updated this week
- VHDL synthesis (based on ghdl)☆368Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 months ago
- draws an SVG schematic from a JSON netlist☆822Jan 25, 2024Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆470Sep 13, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,743Updated this week