An abstraction library for interfacing EDA tools
☆774Jun 30, 2026Updated this week
Alternatives and similar repositories for edalize
Users that are interested in edalize are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 26, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- An Open-source FPGA IP Generator☆1,118Jun 27, 2026Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,849Mar 25, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A dependency management tool for hardware projects.☆378Jun 25, 2026Updated last week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 5 months ago
- Universal utility for programming FPGA☆1,664Jun 25, 2026Updated last week
- Modular hardware build system☆1,172Updated this week
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week
- Code generation tool for control and status registers☆461Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FuseSoC standard core library☆166Apr 28, 2026Updated 2 months ago
- UVM 1.2 port to Python☆263Feb 9, 2025Updated last year
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Jun 22, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆323Mar 6, 2026Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆382Jun 27, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆897Jun 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL synthesis (based on ghdl)☆367Jun 22, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- draws an SVG schematic from a JSON netlist☆800Jan 25, 2024Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated last week
- magma circuits☆263Oct 19, 2024Updated last year