An abstraction library for interfacing EDA tools
☆802Sep 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for edalize
Users that are interested in edalize are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,475Sep 25, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- cocotb: Python-based chip (RTL) verification☆2,539Updated this week
- SystemVerilog compiler and language services☆1,161Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,958Sep 23, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- An Open-source FPGA IP Generator☆1,162Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated last week
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- Universal utility for programming FPGA☆1,753Oct 6, 2026Updated last week
- Modular hardware build system☆1,230Updated this week
- Yosys Open SYnthesis Suite☆4,803Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆2,104Sep 18, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FuseSoC standard core library☆172Aug 19, 2026Updated last month
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 1, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,721Sep 24, 2026Updated 2 weeks ago
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated 3 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆477Sep 13, 2024Updated 2 years ago
- nextpnr portable FPGA place and route tool☆1,771Updated this week