An abstraction library for interfacing EDA tools
☆754Mar 11, 2026Updated last week
Alternatives and similar repositories for edalize
Users that are interested in edalize are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- SystemVerilog compiler and language services☆985Mar 16, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- An Open-source FPGA IP Generator☆1,062Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- A dependency management tool for hardware projects.☆357Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- Universal utility for programming FPGA☆1,576Updated this week
- Modular hardware build system☆1,131Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- FuseSoC standard core library☆158Mar 11, 2026Updated last week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- A modern hardware definition language and toolchain based on Python☆1,953Mar 16, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Hardware Description Languages☆1,131Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Updated this week
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆464Sep 13, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- nextpnr portable FPGA place and route tool☆1,631Updated this week