An abstraction library for interfacing EDA tools
☆803Sep 15, 2026Updated last month
Alternatives and similar repositories for edalize
Users that are interested in edalize are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- SystemVerilog compiler and language services☆1,174Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Modular hardware build system☆1,239Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,991Mar 25, 2026Updated 7 months ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- An Open-source FPGA IP Generator☆1,166Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A modern hardware definition language and toolchain based on Python☆2,119Sep 18, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- FuseSoC standard core library☆172Oct 19, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Universal utility for programming FPGA☆1,781Updated this week
- The UVM written in Python☆572Updated this week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- VHDL synthesis (based on ghdl)☆370Oct 18, 2026Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- Build Customized FPGA Implementations for Vivado☆395Updated this week
- Build your hardware, easily!☆4,186Updated this week