Yosys Open SYnthesis Suite
☆4,566Jul 3, 2026Updated last week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated 2 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,175Feb 26, 2026Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,733Updated this week
- Icarus Verilog☆3,527Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆527Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,195Jul 2, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Jul 2, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,571Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated 2 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,860Mar 25, 2026Updated 3 months ago
- Build your hardware, easily!☆3,978Updated this week
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,807Updated this week
- A modern hardware definition language and toolchain based on Python☆2,042May 25, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,711Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,431Jul 2, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,886Jun 22, 2026Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆900Jun 5, 2025Updated last year
- VHDL 2008/93/87 simulator☆2,842Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆465Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,584Oct 28, 2024Updated last year
- OpenSTA engine☆592Updated this week
- SystemVerilog compiler and language services☆1,084Updated this week
- Universal utility for programming FPGA☆1,668Jul 2, 2026Updated last week
- An Open-source FPGA IP Generator☆1,122Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆990Jun 18, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- draws an SVG schematic from a JSON netlist☆802Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆776Jul 2, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,086Jun 27, 2026Updated last week
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- Modular hardware build system☆1,176Updated this week
- Circuit IR Compilers and Tools☆2,184Updated this week
- VHDL synthesis (based on ghdl)☆367Jun 22, 2026Updated 2 weeks ago