Yosys Open SYnthesis Suite
☆4,531Jun 12, 2026Updated last week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,695Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,693Updated this week
- Icarus Verilog☆3,502Jun 10, 2026Updated last week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆521Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,185Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,239Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,535Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,832Mar 25, 2026Updated 2 months ago
- Build your hardware, easily!☆3,953Updated this week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,761Updated this week
- A modern hardware definition language and toolchain based on Python☆2,032May 25, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,687Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,422Updated this week
- cocotb: Python-based chip (RTL) verification☆2,407Jun 12, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,864Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆895Jun 5, 2025Updated last year
- VHDL 2008/93/87 simulator☆2,835Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,559Oct 28, 2024Updated last year
- SystemVerilog compiler and language services☆1,072Updated this week
- OpenSTA engine☆583Jun 12, 2026Updated last week
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated 2 weeks ago
- An Open-source FPGA IP Generator☆1,114Jun 12, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆983Apr 21, 2026Updated last month
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,814Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- draws an SVG schematic from a JSON netlist☆797Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆771Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,074May 15, 2026Updated last month
- Scala based HDL☆2,005Jun 12, 2026Updated last week
- Modular hardware build system☆1,166Updated this week
- Circuit IR Compilers and Tools☆2,166Updated this week
- VHDL synthesis (based on ghdl)☆366May 14, 2026Updated last month