YosysHQ / yosysView external linksLinks
Yosys Open SYnthesis Suite
☆4,286Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,612Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,130Sep 22, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- Icarus Verilog☆3,324Feb 9, 2026Updated last week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆490Feb 4, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Feb 9, 2026Updated last week
- Build your hardware, easily!☆3,722Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,351Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆444Oct 27, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,420Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- Universal utility for programming FPGA☆1,546Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- VHDL 2008/93/87 simulator☆2,752Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,421Oct 28, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- An Open-source FPGA IP Generator☆1,050Updated this week
- Scala based HDL☆1,922Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆904Feb 7, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated last month
- SystemVerilog compiler and language services☆948Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- OpenSTA engine☆551Feb 9, 2026Updated last week
- Modular hardware build system☆1,128Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Circuit IR Compilers and Tools☆2,031Updated this week