Yosys Open SYnthesis Suite
☆4,745Sep 8, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,750Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,184Feb 26, 2026Updated 6 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,914Updated this week
- Icarus Verilog☆3,630Updated this week
- Place and route tool for FPGAs☆423Jul 28, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆545Aug 5, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,218Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,263Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,691Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,931Mar 25, 2026Updated 5 months ago
- SystemVerilog to Verilog conversion☆751Aug 18, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,075Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆469Aug 9, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel: A Modern Hardware Design Language☆4,778Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,078Updated this week
- A modern hardware definition language and toolchain based on Python☆2,079Updated this week
- cocotb: Python-based chip (RTL) verification☆2,496Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,454Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,932Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆908Jun 5, 2025Updated last year
- VHDL 2008/93/87 simulator☆2,878Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,245Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,698Jul 21, 2026Updated last month
- Universal utility for programming FPGA☆1,725Updated this week
- SystemVerilog compiler and language services☆1,132Updated this week
- An Open-source FPGA IP Generator☆1,145Updated this week
- OpenSTA engine☆617Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,015Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Rocket Chip Generator☆3,857Jun 2, 2026Updated 3 months ago
- draws an SVG schematic from a JSON netlist☆825Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,129Aug 16, 2026Updated 3 weeks ago
- Scala based HDL☆2,034Updated this week
- VHDL synthesis (based on ghdl)☆368Aug 30, 2026Updated last week
- Modular hardware build system☆1,207Updated this week