YosysHQ / yosysLinks
Yosys Open SYnthesis Suite
☆4,088Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,532Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,122Updated this week
- Icarus Verilog☆3,191Updated last week
- cocotb: Python-based chip (RTL) verification☆2,117Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,662Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,732Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,897Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,646Updated last month
- VHDL 2008/93/87 simulator☆2,654Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆853Updated 4 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,099Updated last month
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- Build your hardware, easily!☆3,568Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,882Updated last week
- Scala based HDL☆1,859Updated last week
- Universal utility for programming FPGA☆1,450Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,341Updated last year
- VHDL compiler and simulator☆744Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- SystemVerilog compiler and language services☆867Updated this week
- A modern hardware definition language and toolchain based on Python☆1,824Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,999Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,649Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,608Updated last month
- An open-source static random access memory (SRAM) compiler.☆957Updated last week
- A Python toolbox for building complex digital hardware☆1,308Updated 3 weeks ago