Yosys Open SYnthesis Suite
☆4,443May 15, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,667May 13, 2026Updated last week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,161Feb 26, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- Icarus Verilog☆3,453Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,171Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226May 13, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,474Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆459May 9, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated last month
- Build your hardware, easily!☆3,884Updated this week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,679Updated this week
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆883Jun 5, 2025Updated 11 months ago
- VHDL 2008/93/87 simulator☆2,812May 12, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,524Oct 28, 2024Updated last year
- OpenSTA engine☆582May 13, 2026Updated last week
- SystemVerilog compiler and language services☆1,039Updated this week
- Universal utility for programming FPGA☆1,630May 13, 2026Updated last week
- An Open-source FPGA IP Generator☆1,099Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆973Apr 21, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,795Feb 19, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- draws an SVG schematic from a JSON netlist☆792Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,060Updated this week
- Scala based HDL☆1,984May 9, 2026Updated last week
- Modular hardware build system☆1,158Updated this week
- Circuit IR Compilers and Tools☆2,129Updated this week
- VHDL synthesis (based on ghdl)☆360Updated this week