Alternatives and similar repositories for yosys

Users that are interested in yosys are comparing it to the libraries listed below

• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,547Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,161Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,218Updated 3 weeks ago
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,766Updated last year
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,162Updated last week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,141Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,908Updated 3 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,231Updated this week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,871Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,669Updated 3 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,358Updated 2 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,669Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,476Updated 3 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,676Updated 2 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆857Updated last week
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,103Updated last month
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,354Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆2,006Updated 6 months ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,603Updated this week
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,902Updated last week
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,466Updated last week
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,427Updated 3 months ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,625Updated 2 months ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,681Updated this week
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,029Updated 2 weeks ago
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,600Updated 2 months ago
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,674Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆877Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆796Updated 3 months ago
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,102Updated last week