Yosys Open SYnthesis Suite
☆4,887Nov 13, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,793Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,082Updated this week
- Icarus Verilog☆3,737Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,195Nov 2, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆569Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,259Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,282Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,818Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,400Sep 7, 2026Updated 2 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,289Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆2,005Mar 25, 2026Updated 7 months ago
- Build your hardware, easily!☆4,201Updated this week
- cocotb: Python-based chip (RTL) verification☆2,577Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,976Oct 29, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆762Aug 18, 2026Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆478Oct 31, 2026Updated 2 weeks ago
- A modern hardware definition language and toolchain based on Python☆2,128Sep 18, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,834Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,488Updated this week
- VHDL 2008/93/87 simulator☆2,924Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,311Oct 13, 2026Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆931Jun 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,180Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,796Jul 21, 2026Updated 3 months ago
- Circuit IR Compilers and Tools☆2,272Updated this week
- OpenSTA engine☆645Updated this week
- Universal utility for programming FPGA☆1,788Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,050Updated this week
- An Open-source FPGA IP Generator☆1,168Updated this week
- SERV - The SErial RISC-V CPU☆1,924Aug 25, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆480Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Modular hardware build system☆1,245Updated this week
- Rocket Chip Generator☆3,906Sep 13, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,193Updated this week
- Scala based HDL☆2,062Oct 30, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- draws an SVG schematic from a JSON netlist☆840Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆807Sep 15, 2026Updated last month
Are these results useful?