Yosys Open SYnthesis Suite
☆4,784Oct 2, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,763Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,188Sep 21, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,979Updated this week
- Icarus Verilog☆3,665Updated this week
- Place and route tool for FPGAs☆423Jul 28, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,231Sep 25, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,388Sep 7, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,745Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,952Mar 25, 2026Updated 6 months ago
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Build your hardware, easily!☆4,139Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆472Sep 20, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel: A Modern Hardware Design Language☆4,801Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,147Updated this week
- A modern hardware definition language and toolchain based on Python☆2,099Sep 18, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,530Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,468Sep 25, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,950Sep 23, 2026Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆919Jun 5, 2025Updated last year
- VHDL 2008/93/87 simulator☆2,899Sep 20, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,734Jul 21, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,154Updated this week
- Universal utility for programming FPGA☆1,746Sep 23, 2026Updated last week
- An Open-source FPGA IP Generator☆1,159Updated this week
- OpenSTA engine☆626Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,029Sep 3, 2026Updated last month
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,896Aug 25, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rocket Chip Generator☆3,878Sep 13, 2026Updated 2 weeks ago
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,148Updated this week
- Scala based HDL☆2,049Sep 19, 2026Updated last week
- Circuit IR Compilers and Tools☆2,250Updated this week
- VHDL synthesis (based on ghdl)☆370Sep 20, 2026Updated last week