Alternatives and similar repositories for yosys

Users that are interested in yosys are comparing it to the libraries listed below

• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,506Updated this week
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆3,054Updated this week
• steveicarus / iverilog
  Icarus Verilog
  ☆3,151Updated last week
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,139Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,075Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,157Updated this week
• YosysHQ / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆3,667Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆825Updated 2 months ago
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,092Updated 3 months ago
• stnolting / neorv32
  🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…
  ☆1,848Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,639Updated 3 months ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,405Updated last week
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,489Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,625Updated 2 weeks ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,336Updated this week
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,459Updated last month
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,628Updated last week
• ghdl / ghdl
  VHDL 2008/93/87 simulator
  ☆2,627Updated this week
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,872Updated 2 months ago
• The-OpenROAD-Project / OpenLane
  OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…
  ☆1,571Updated last week
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,611Updated this week
• chipsalliance / rocket-chip
  Rocket Chip Generator
  ☆3,543Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,969Updated 4 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆732Updated last week
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,847Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆993Updated this week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,303Updated 3 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,775Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆828Updated 3 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆948Updated 2 months ago