YosysHQ / yosysLinks
Yosys Open SYnthesis Suite
☆4,053Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- Verilator open-source SystemVerilog simulator and lint system☆3,082Updated last week
- nextpnr portable FPGA place and route tool☆1,526Updated this week
- Icarus Verilog☆3,171Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,180Updated this week
- cocotb: Python-based chip (RTL) verification☆2,102Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,146Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,591Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,651Updated last week
- Universal utility for programming FPGA☆1,434Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,345Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,635Updated 2 weeks ago
- Scala based HDL☆1,854Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆842Updated 3 months ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,093Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,649Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,703Updated last year
- A small, light weight, RISC CPU soft core☆1,466Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,886Updated 3 months ago
- Build your hardware, easily!☆3,533Updated this week
- Modular hardware build system☆1,090Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,866Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,981Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,979Updated 4 months ago
- VHDL 2008/93/87 simulator☆2,635Updated last week
- A Python toolbox for building complex digital hardware☆1,306Updated 3 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,628Updated this week
- SystemVerilog compiler and language services☆845Updated this week
- A modern hardware definition language and toolchain based on Python☆1,805Updated last month
- VHDL compiler and simulator☆738Updated last week
- Verilog library for ASIC and FPGA designers☆1,339Updated last year