Yosys Open SYnthesis Suite
☆4,366Mar 27, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,636Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,143Feb 26, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- Icarus Verilog☆3,389Mar 21, 2026Updated last week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,140Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,214Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,065Jun 27, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,410Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆450Feb 26, 2026Updated last month
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,727Updated this week
- Build your hardware, easily!☆3,787Mar 21, 2026Updated last week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,524Updated this week
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,615Mar 23, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆865Jun 5, 2025Updated 9 months ago
- VHDL 2008/93/87 simulator☆2,781Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,090Feb 11, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,466Oct 28, 2024Updated last year
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- Universal utility for programming FPGA☆1,582Updated this week
- An Open-source FPGA IP Generator☆1,068Updated this week
- OpenSTA engine☆557Mar 20, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆930Mar 23, 2026Updated last week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,024Mar 12, 2026Updated 2 weeks ago
- Scala based HDL☆1,952Updated this week
- Modular hardware build system☆1,134Updated this week
- Circuit IR Compilers and Tools☆2,071Updated this week
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated 2 weeks ago