Yosys Open SYnthesis Suite
☆4,829Oct 22, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,779Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,026Updated this week
- Icarus Verilog☆3,687Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,192Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆558Oct 15, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,242Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,775Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,217Updated this week
- Build your hardware, easily!☆4,171Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,981Mar 25, 2026Updated 6 months ago
- cocotb: Python-based chip (RTL) verification☆2,549Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog to Verilog conversion☆757Aug 18, 2026Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆474Oct 12, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,968Sep 23, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,108Sep 18, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,817Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,477Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆925Jun 5, 2025Updated last year
- Universal utility for programming FPGA☆1,765Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,296Oct 13, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VHDL 2008/93/87 simulator☆2,910Updated this week
- SystemVerilog compiler and language services☆1,171Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,766Jul 21, 2026Updated 3 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,036Oct 12, 2026Updated last week
- Circuit IR Compilers and Tools☆2,267Updated this week
- An Open-source FPGA IP Generator☆1,164Updated this week
- OpenSTA engine☆633Updated this week
- SERV - The SErial RISC-V CPU☆1,904Aug 25, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Scala based HDL☆2,052Oct 13, 2026Updated last week
- draws an SVG schematic from a JSON netlist☆835Jan 25, 2024Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Modular hardware build system☆1,236Updated this week
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Rocket Chip Generator☆3,891Sep 13, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,164Updated this week