Yosys Open SYnthesis Suite
☆4,433May 8, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,663Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,157Feb 26, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- Icarus Verilog☆3,434Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆507Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,160Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,455May 3, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆457May 1, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,778Mar 25, 2026Updated last month
- Build your hardware, easily!☆3,863Updated this week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,647Updated this week
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,650May 2, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,413Feb 13, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,366Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆879Jun 5, 2025Updated 11 months ago
- VHDL 2008/93/87 simulator☆2,805Apr 22, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,140Feb 11, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,515Oct 28, 2024Updated last year
- SystemVerilog compiler and language services☆1,027May 3, 2026Updated last week
- Universal utility for programming FPGA☆1,621Updated this week
- An Open-source FPGA IP Generator☆1,097Updated this week
- OpenSTA engine☆576Apr 30, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆964Apr 21, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- draws an SVG schematic from a JSON netlist☆789Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,052Apr 30, 2026Updated last week
- Scala based HDL☆1,979Apr 30, 2026Updated last week
- Modular hardware build system☆1,156Updated this week
- Circuit IR Compilers and Tools☆2,107Updated this week
- VHDL synthesis (based on ghdl)☆360Mar 14, 2026Updated last month