YosysHQ / yosysLinks
Yosys Open SYnthesis Suite
☆3,985Updated last week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,494Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,036Updated this week
- Icarus Verilog☆3,120Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,137Updated this week
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,629Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,846Updated last month
- cocotb: Python-based chip (RTL) verification☆2,058Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,089Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,615Updated last week
- Build your hardware, easily!☆3,456Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,449Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- Universal utility for programming FPGA☆1,390Updated 2 weeks ago
- A Python toolbox for building complex digital hardware☆1,301Updated 2 months ago
- Scala based HDL☆1,840Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,831Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆816Updated 2 months ago
- Documenting the Xilinx 7-series bit-stream format.☆818Updated 2 months ago
- VHDL 2008/93/87 simulator☆2,612Updated this week
- An Open-source FPGA IP Generator☆981Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,560Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆784Updated last week
- VHDL compiler and simulator☆729Updated this week
- Modular hardware build system☆1,063Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,588Updated last week