Yosys Open SYnthesis Suite
☆4,402Apr 17, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- nextpnr portable FPGA place and route tool☆1,650Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,150Feb 26, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- Icarus Verilog☆3,405Updated this week
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆501Apr 9, 2026Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,150Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,216Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,428Apr 13, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆454Feb 26, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,755Mar 25, 2026Updated 3 weeks ago
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,580Updated this week
- A modern hardware definition language and toolchain based on Python☆1,987Apr 10, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- cocotb: Python-based chip (RTL) verification☆2,330Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- Documenting the Xilinx 7-series bit-stream format.☆870Jun 5, 2025Updated 10 months ago
- VHDL 2008/93/87 simulator☆2,796Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,118Feb 11, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,489Oct 28, 2024Updated last year
- SystemVerilog compiler and language services☆1,000Updated this week
- Universal utility for programming FPGA☆1,595Updated this week
- An Open-source FPGA IP Generator☆1,082Updated this week
- OpenSTA engine☆567Apr 11, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆942Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- draws an SVG schematic from a JSON netlist☆783Jan 25, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,039Apr 8, 2026Updated last week
- Scala based HDL☆1,972Apr 9, 2026Updated last week
- Modular hardware build system☆1,143Updated this week
- Circuit IR Compilers and Tools☆2,082Updated this week
- VHDL synthesis (based on ghdl)☆358Mar 14, 2026Updated last month