Yosys Open SYnthesis Suite
☆4,316Mar 6, 2026Updated this week
Alternatives and similar repositories for yosys
Users that are interested in yosys are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆1,627Updated this week
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,132Feb 26, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Icarus Verilog☆3,352Updated this week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,210Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,129Feb 27, 2026Updated last week
- Build your hardware, easily!☆3,747Mar 3, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Mar 3, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,724Sep 15, 2025Updated 5 months ago
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,466Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Universal utility for programming FPGA☆1,562Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆853Jun 5, 2025Updated 9 months ago
- VHDL 2008/93/87 simulator☆2,767Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,443Oct 28, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- An Open-source FPGA IP Generator☆1,057Updated this week
- Scala based HDL☆1,929Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆918Feb 23, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- OpenSTA engine☆551Updated this week
- Modular hardware build system☆1,131Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,837Updated this week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 2 months ago