f4pga / icestormLinks
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
☆34Updated 4 years ago
Alternatives and similar repositories for icestorm
Users that are interested in icestorm are comparing it to the libraries listed below
Sorting:
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Virtual Development Board☆64Updated 4 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆40Updated last year
- ☆64Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- System on Chip toolkit for Amaranth HDL☆100Updated 2 weeks ago
- VHDL library 4 FPGAs☆185Updated this week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Yosys Plugins☆22Updated 6 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Ultimate ECP5 development board☆116Updated 6 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Wishbone interconnect utilities☆44Updated last month
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- CoreScore☆172Updated 2 months ago
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- FuseSoC standard core library☆153Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago