f4pga / icestormLinks
Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
☆34Updated 4 years ago
Alternatives and similar repositories for icestorm
Users that are interested in icestorm are comparing it to the libraries listed below
Sorting:
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Virtual Development Board☆64Updated 4 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- Featherweight RISC-V implementation☆53Updated 4 years ago
- VHDL library 4 FPGAs☆185Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Demo SoC for SiliconCompiler.☆62Updated last week
- PicoRV☆43Updated 5 years ago
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- Ultimate ECP5 development board☆115Updated 6 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆40Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated this week
- an inverter drawn in magic with makefile to simulate☆27Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Updated 3 years ago
- CMod-S6 SoC☆45Updated 8 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- CoreScore☆171Updated 2 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- FuseSoC standard core library☆151Updated last month
- ☆63Updated 7 years ago