Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
☆34Jan 22, 2022Updated 4 years ago
Alternatives and similar repositories for icestorm
Users that are interested in icestorm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆460May 9, 2026Updated last month
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Documenting the Xilinx 7-series bit-stream format.☆895Jun 5, 2025Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆16Mar 20, 2025Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆60May 26, 2023Updated 3 years ago
- ☆16Aug 21, 2019Updated 6 years ago
- The source code that empowers OpenROAD Cloud☆13Jun 29, 2020Updated 5 years ago
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)☆1,171Feb 26, 2026Updated 3 months ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆13Jul 6, 2025Updated 11 months ago
- a cross-platform library for USB video devices☆16Apr 30, 2025Updated last year
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 7 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Project Trellis database☆14Sep 15, 2025Updated 9 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Python module for creating the circuit simulation definitions for Elmer FEM☆15Apr 10, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- ☆11Sep 5, 2025Updated 9 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆34Updated this week
- A reimplementation of a tiny stack CPU☆89Dec 8, 2023Updated 2 years ago
- FOSS Flow For FPGA☆440Jan 6, 2025Updated last year
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- ☆17Jul 16, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- The official Python library for the Log-hub API☆18Oct 27, 2025Updated 7 months ago
- ☆26Mar 27, 2020Updated 6 years ago