FPGA tool performance profiling
☆107Feb 24, 2024Updated 2 years ago
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆306Updated this week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- FOSS Flow For FPGA☆437Jan 6, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 5, 2026Updated 2 weeks ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- ☆60Jul 4, 2022Updated 3 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆883Jun 5, 2025Updated 11 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenSTA engine☆579May 10, 2026Updated last week
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,099Updated this week
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆23Sep 2, 2025Updated 8 months ago
- Database and Tool Framework for EDA☆125Jan 25, 2021Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- Next generation CGRA generator☆120Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Xilinx Unisim Library in Verilog☆88Jul 22, 2020Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- Small footprint and configurable SPI core☆46May 11, 2026Updated last week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆57Dec 19, 2022Updated 3 years ago
- The source code that empowers OpenROAD Cloud☆13Jun 29, 2020Updated 5 years ago