FPGA tool performance profiling
☆108Feb 24, 2024Updated 2 years ago
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆289Mar 27, 2024Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆317Oct 2, 2026Updated last week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Sep 22, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- FOSS Flow For FPGA☆451Jan 6, 2025Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- ☆63Jul 4, 2022Updated 4 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,275Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆921Jun 5, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenSTA engine☆625Sep 28, 2026Updated last week
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- Database and Tool Framework for EDA☆128Jan 25, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- An Open-source FPGA IP Generator☆1,159Updated this week
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆104Jul 25, 2022Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 7 years ago
- Next generation CGRA generator☆119Oct 2, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 1, 2026Updated last week
- Small footprint and configurable SPI core☆48Sep 24, 2026Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆61Dec 19, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago