chipsalliance / fpga-tool-perfLinks
FPGA tool performance profiling
☆102Updated last year
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 8 months ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- ☆56Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Open-source FPGA research and prototyping framework.☆208Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated this week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆85Updated last week
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month