chipsalliance / fpga-tool-perfLinks
FPGA tool performance profiling
☆102Updated last year
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- FuseSoC standard core library☆139Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 4 months ago
- Raptor end-to-end FPGA Compiler and GUI☆80Updated 5 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 2 weeks ago
- ☆56Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- ☆44Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆83Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆113Updated 8 months ago
- ☆79Updated last year
- ☆95Updated last year
- Announcements related to Verilator☆39Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Fabric generator and CAD tools.☆185Updated last week
- WAL enables programmable waveform analysis.☆151Updated 3 months ago
- Hardware generator debugger☆74Updated last year
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆61Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago