FPGA tool performance profiling
☆109Feb 24, 2024Updated 2 years ago
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆309Updated this week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FOSS Flow For FPGA☆446Jan 6, 2025Updated last year
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆785Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- ☆61Jul 4, 2022Updated 4 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆905Jun 5, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenSTA engine☆599Jul 31, 2026Updated last week
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- An Open-source FPGA IP Generator☆1,132Updated this week
- Database and Tool Framework for EDA☆127Jan 25, 2021Updated 5 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆154Mar 17, 2023Updated 3 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- Next generation CGRA generator☆119Jul 16, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- Cross EDA Abstraction and Automation☆42Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- Small footprint and configurable SPI core☆47Jul 27, 2026Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆60Dec 19, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago