chipsalliance / fpga-tool-perfView external linksLinks
FPGA tool performance profiling
☆105Feb 24, 2024Updated last year
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Feb 5, 2026Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆283Mar 27, 2024Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- FOSS Flow For FPGA☆423Jan 6, 2025Updated last year
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆17Apr 6, 2022Updated 3 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆750Updated this week
- FPGA Assembly (FASM) Parser and Generator☆99Jul 25, 2022Updated 3 years ago
- ☆59Jul 4, 2022Updated 3 years ago
- OpenSTA engine☆551Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,199Updated this week
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Database and Tool Framework for EDA☆123Jan 25, 2021Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- An Open-source FPGA IP Generator☆1,047Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Small footprint and configurable SPI core☆46Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆120Oct 3, 2024Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- A bit-serial CPU☆19Sep 29, 2019Updated 6 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Jan 10, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago