FPGA tool performance profiling
☆108Feb 24, 2024Updated 2 years ago
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- FOSS Flow For FPGA☆453Jan 6, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- ☆64Jul 4, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated last week
- Basic VCD comparison tool, for Verilator testing☆24Feb 24, 2026Updated 8 months ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆79Jul 14, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Python Library for SiTCP☆11Apr 26, 2019Updated 7 years ago
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- Next generation CGRA generator☆119Updated this week
- FPGA Assembly (FASM) Parser and Generator☆103Jul 25, 2022Updated 4 years ago
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,280Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 22, 2026Updated last week
- OpenSTA engine☆635Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- Framework Open EDA Gui☆75Dec 11, 2024Updated last year
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Builds, flow and designs for the alpha release☆55Dec 18, 2019Updated 6 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-source FPGA IP Generator☆1,166Updated this week
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago
- Small footprint and configurable SPI core☆48Sep 24, 2026Updated last month
- Cross EDA Abstraction and Automation☆45Updated this week