FPGA tool performance profiling
☆107Feb 24, 2024Updated 2 years ago
Alternatives and similar repositories for fpga-tool-perf
Users that are interested in fpga-tool-perf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example designs showing different ways to use F4PGA toolchains.☆288Mar 27, 2024Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆309Updated this week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- FOSS Flow For FPGA☆441Jan 6, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Jan 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- ☆60Jul 4, 2022Updated 3 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆897Jun 5, 2025Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,241Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenSTA engine☆586Updated this week
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,118Updated this week
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 9 months ago
- Database and Tool Framework for EDA☆126Jan 25, 2021Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆154Mar 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- FPGA Assembly (FASM) Parser and Generator☆102Jul 25, 2022Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Feb 18, 2020Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- Next generation CGRA generator☆119May 26, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Xilinx Unisim Library in Verilog☆91Jul 22, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- Small footprint and configurable SPI core☆47Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆14Jun 29, 2020Updated 5 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago