YosysHQ / fpga-toolchainLinks
Multi-platform nightly builds of open source FPGA tools
☆296Updated 3 years ago
Alternatives and similar repositories for fpga-toolchain
Users that are interested in fpga-toolchain are comparing it to the libraries listed below
Sorting:
- VHDL synthesis (based on ghdl)☆335Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- PCB for ULX3S FPGA R&D board☆398Updated last month
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆177Updated 3 weeks ago
- VHDL library 4 FPGAs☆179Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆252Updated last year
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated 2 weeks ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆308Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆272Updated last year
- An open source USB bootloader for FPGAs☆366Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆217Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- A 32-bit RISC-V soft processor☆311Updated 4 months ago
- A simple, basic, formally verified UART controller☆304Updated last year
- FuseSoC standard core library☆143Updated 3 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- FOSS Flow For FPGA☆389Updated 5 months ago
- CoreScore☆156Updated 4 months ago
- Basic ECP5 based GigE to SYZYGY interface.☆203Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆172Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆216Updated 3 years ago
- LiteX boards files☆414Updated 2 weeks ago