Alternatives and similar repositories for minerva:

Users that are interested in minerva are comparing it to the libraries listed below

• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆268Updated 6 months ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆295Updated 3 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆407Updated last month
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆393Updated last month
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆153Updated 11 months ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆320Updated this week
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆304Updated last year
• RoaLogic / RV12
  RISC-V CPU Core
  ☆313Updated 8 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 11 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆307Updated 2 months ago
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆201Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆171Updated 2 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆265Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆245Updated 3 months ago
• efabless / caravel_mpw-one
  Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆134Updated 3 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆165Updated 4 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆223Updated 2 weeks ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆325Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆371Updated last month
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 3 months ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆665Updated 3 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆666Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH2
  ☆226Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆126Updated last month
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated this week
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆171Updated last week
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆172Updated this week
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆615Updated 7 months ago