A 32-bit RISC-V soft processor
☆322Jan 26, 2026Updated last month
Alternatives and similar repositories for minerva
Users that are interested in minerva are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆1,953Updated this week
- ☆44Mar 12, 2025Updated last year
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated 2 weeks ago
- ☆64Jul 21, 2020Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- Documenting Lattice's 28nm FPGA parts☆149Feb 26, 2026Updated 3 weeks ago
- assorted library of utility cores for amaranth HDL☆103Sep 17, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆220May 21, 2022Updated 3 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 10, 2026Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ECP5 breakout board in a feather physical format☆524Nov 6, 2024Updated last year
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆161Mar 16, 2025Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆448Feb 26, 2026Updated 3 weeks ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆313Jun 6, 2024Updated last year
- Build your hardware, easily!☆3,773Updated this week
- ☆25Sep 27, 2018Updated 7 years ago