minerva-cpu / minervaLinks
A 32-bit RISC-V soft processor
☆311Updated 4 months ago
Alternatives and similar repositories for minerva
Users that are interested in minerva are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆426Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- Multi-platform nightly builds of open source FPGA tools☆297Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 4 months ago
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated last week
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆238Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆420Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆330Updated 2 months ago
- A simple, basic, formally verified UART controller☆306Updated last year
- Example LED blinking project for your FPGA dev board of choice☆178Updated last month
- CoreScore☆157Updated 5 months ago
- Small footprint and configurable Ethernet core☆252Updated last month
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- VHDL synthesis (based on ghdl)☆336Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- LiteX boards files☆420Updated 2 weeks ago
- FuseSoC standard core library☆144Updated last month
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- A tutorial for using nmigen☆311Updated 4 years ago
- RISC-V CPU Core☆351Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆181Updated 6 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆122Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Linux on LiteX-VexRiscv☆648Updated 2 weeks ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 10 months ago