A 32-bit RISC-V soft processor
☆320Jan 26, 2026Updated last month
Alternatives and similar repositories for minerva
Users that are interested in minerva are comparing it to the libraries listed below
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆683Jan 8, 2022Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated last month
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- ☆63Jul 21, 2020Updated 5 years ago
- assorted library of utility cores for amaranth HDL☆102Sep 17, 2024Updated last year
- Linux on LiteX-VexRiscv☆685Feb 16, 2026Updated 2 weeks ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆112Jul 20, 2024Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219May 21, 2022Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated last month
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- ECP5 breakout board in a feather physical format☆523Nov 6, 2024Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆312Jun 6, 2024Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- Documenting the Lattice ECP5 bit-stream format.☆447Updated this week
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Another size-optimized RISC-V CPU for your consideration.☆59Updated this week
- ☆25Sep 27, 2018Updated 7 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Build your hardware, easily!☆3,739Updated this week