A 32-bit RISC-V soft processor
☆326Jan 26, 2026Updated 3 months ago
Alternatives and similar repositories for minerva
Users that are interested in minerva are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆686Jan 8, 2022Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆1,998Apr 24, 2026Updated last week
- ☆44Mar 12, 2025Updated last year
- System on Chip toolkit for Amaranth HDL☆100Mar 3, 2026Updated last month
- ☆64Jul 21, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- Industry standard I/O for Amaranth HDL☆31Jan 27, 2026Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- assorted library of utility cores for amaranth HDL☆104Sep 17, 2024Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆113Jul 20, 2024Updated last year
- Linux on LiteX-VexRiscv☆706Apr 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- SNES for MiSTer☆16Sep 5, 2025Updated 7 months ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 3 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆222May 21, 2022Updated 3 years ago
- A tutorial for using nmigen☆313Mar 17, 2021Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- Another size-optimized RISC-V CPU for your consideration.☆60Mar 24, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 3 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ECP5 breakout board in a feather physical format☆527Nov 6, 2024Updated last year
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- RISC-V soft core running on Colorlight 5B-74B.☆40Feb 14, 2021Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 5 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SoC based on VexRiscv and ICE40 UP5K☆162Mar 16, 2025Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆89Dec 25, 2022Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆454Feb 26, 2026Updated 2 months ago
- 妖刀夢渡☆63Apr 2, 2019Updated 7 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆315Jun 6, 2024Updated last year
- ☆25Sep 27, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago