minerva-cpu / minervaLinks
A 32-bit RISC-V soft processor
☆312Updated 2 weeks ago
Alternatives and similar repositories for minerva
Users that are interested in minerva are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Small footprint and configurable DRAM core☆431Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Basic RISC-V CPU implementation in VHDL.☆168Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 2 months ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Experimental flows using nextpnr for Xilinx devices☆245Updated 9 months ago
- A simple, basic, formally verified UART controller☆308Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Example LED blinking project for your FPGA dev board of choice☆179Updated 2 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- Small footprint and configurable Ethernet core☆253Updated last week
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- CoreScore☆159Updated 6 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆241Updated 9 months ago
- RISC-V CPU Core☆363Updated last month
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- A Video display simulator☆171Updated 2 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- VeeR EL2 Core☆292Updated 2 weeks ago