minerva-cpu / minervaLinks
A 32-bit RISC-V soft processor
☆316Updated 3 months ago
Alternatives and similar repositories for minerva
Users that are interested in minerva are comparing it to the libraries listed below
Sorting:
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆337Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆241Updated 5 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated 2 weeks ago
- Small footprint and configurable DRAM core☆445Updated last week
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- VHDL synthesis (based on ghdl)☆349Updated 3 weeks ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- FuseSoC standard core library☆147Updated 5 months ago
- CoreScore☆166Updated this week
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- VHDL library 4 FPGAs☆181Updated last week
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆204Updated 3 years ago
- A simple, basic, formally verified UART controller☆311Updated last year
- Small footprint and configurable Ethernet core☆265Updated last week
- A tutorial for using nmigen☆311Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆449Updated last year
- PCB for ULX3S FPGA R&D board☆411Updated 6 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month