minerva-cpu / minerva
A 32-bit RISC-V soft processor
☆305Updated last month
Related projects ⓘ
Alternatives and complementary repositories for minerva
- Small footprint and configurable DRAM core☆382Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆214Updated 2 years ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- Linux on LiteX-VexRiscv☆588Updated 4 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆311Updated last month
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- Small footprint and configurable Ethernet core☆215Updated last month
- RISC-V CPU Core☆288Updated 5 months ago
- FOSS Flow For FPGA☆361Updated last month
- Example LED blinking project for your FPGA dev board of choice☆165Updated 3 months ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Small footprint and configurable PCIe core☆483Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆407Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆216Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆645Updated this week
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago
- VeeR EL2 Core☆251Updated this week
- Basic RISC-V CPU implementation in VHDL.☆161Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆310Updated 2 years ago
- LiteX boards files☆379Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆225Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆602Updated this week
- FuseSoC standard core library☆115Updated last month